

VLSI Implementation of Integrated Massive MIMO Systems (IMMS) for N-point FFT/IFFT Processor

Kiranmai Babburu^{*1}, S S Kiran², Lavanya Vadda³, K Gurucharan⁴ and B V R Gowri⁵

¹Department of ECE, Lendi Institute of Engineering and Technology, Vizianagaram, India, kiranmai.b@lendi.org

²Department of ECE, Lendi Institute of Engineering and Technology, Vizianagaram, India, sskiran88k@gmail.com

³Department of ECE, MVGR college of Engineering, Vizianagaram, India, lavanyavadda@gmail.com

⁴Department of ECE, Lendi Institute of Engineering and Technology, Vizianagaram, India, charan.lendi@gmail.com

⁵Department of ECE, GVP College of Engineering for Women Visakhapatnam, India, bvr.gowri@lendi.org

*Correspondence: Kiranmai Babburu; kiranmai.b@lendi.org

ABSTRACT- The 5G technologies and OFDM introduce a substantial element of latency in the baseband Massive MIMO system. To declaim the low delay demand of multiple input and multiple outputs, a Fast Fourier Transform (FFT) and also consequent implementation was proposed. The main idea of this proposed system is to utilize the VLSI chip routing technology and reduce computations, processing time, and low latency. This proposed system is to reduce the number of computational complexities in the downlink and reorder the uplink. In OFDM implementation, the chip area of FFTs and IFFTs is occupied by memories, and these memories can be extracted using registers or RAM. An efficient data programming approach for memories and butterflies has been developed using embedded VLSI technology with multiple inputs and outputs (MIMO), known as mass embedded MIMO systems. Using this proposed scheme (Integrated Massive MIMO), N point FFT/IFFT processor design achieves a better throughput and lowest latency than for single-input pipelined FFT or IFFT architectures. In an N-point FFT/IFFT, the introduced scheme using VLSI Technology leads to more reduction in the latency. This N-point FFT/IFFT implementation is named “Integrated Massive MIMO Systems” (IMMS).

Keywords: Integrated Massive MIMO System (IMMS), OFDM, FFT, Latency, N-pt. IFFT/FFT implementation.

ARTICLE INFORMATION

Author(s): Kiranmai Babburu, S S Kiran, Lavanya Vadda, K Gurucharan and B V R Gowri;

Received: 02/07/2022; **Accepted:** 18/09/2022; **Published:** 15/12/2022;

e-ISSN: 2347-470X;

Paper Id: IJEER220707;

Citation: 10.37391/IJEER.100458

Webpage-link:

www.ijeer.forexjournal.co.in/archive/volume-10/ijeer-100458.html

Publisher's Note: FOREX Publication stays neutral with regard to Jurisdictional claims in Published maps and institutional affiliations.



1. INTRODUCTION

Rapid growth in wireless communication services, such as automation of all appliances, internet usage services, and machine-to-machine communications, leads to optimizing the 5G communication system. The new technology MIMO-OFDM has been used for the next generation communications such as 3GPP-LTE, wireless LAN, etc. MIMO, the multiple input multiple outputs, uses more transmitters and receivers to increase the channel capacity, spectral efficiency, and bandwidth without increasing the transmit power. The main objective of this work is to minimize delay and power consumption in the MIMO-OFDM communication system. The basic MIMO system consists of sending and receiving antennas, as shown in figure 1.

The MIMO OFDM transceiver, implementing the IFFT/FFT, requires more memory references to compute the butterfly diagram and twiddle factors that increase the cost and power

consumption. The long delay in the MIMO OFDM also increases the inter-symbol interference (ISI).




Figure 1: Basic structure of MIMO

This new proposed system, named as Integrated Massive MIMO Systems (IMMS) for Fast Fourier Transform (N-Point FFT)/ IFFT processor hardware is implemented with the help of Xilinx Software and their development boards.

M-MIMO (Massive-MIMO) technology could be a core component of the 5G New Radio (NR), which consists of excessive antennas at the bottom station to boost range and transmit energy efficiencies. At the same time, the additional antennas will help to improve the vast improvements in efficiency, power, throughput, and delay.

Due to high energy efficiency, OFDM guard bands dominate in implementing the 5G new radio structure. The massive MIMO technology is also essential in leading upcoming challenges the citizens' face, including using cheap, low-power components,

low delay, and transcription of the MAC layer. To design an FFT processor that can be used in the communication systems to reduce the delay as much as possible. This paper acts as a point of convergence on designing the N-point FFT (Fast Fourier Transform) and achieving the term Low Latency. The N point FFT will be implemented by using Xilinx software for good communication between users with reduced delay.

Massive MIMO is a 5G communication technology in which base stations are made with advanced antenna elements to enhance spectral and energy efficiency. It has an intelligent range design to achieve high output, communication reliability, and user density in large MIMO 5G communication systems. It utilizes spatial signal processing techniques, including beam forming.

In an OFDM system, it modulates the original symbol with a time period of T_s but this time period length has been extended to $T_{sym} = NT_s$ by transmitting N symbols in a parallel form. So, a considerable part of latency is introduced by OFDM (de)modulation in MIMO systems.

To address the low-latency demand of integrated bulk MIMO systems, the Fast Fourier Transform (N-Point FFT) processor and related sequence scheme are proposed, which reduce the processing computation delay and sequence of OFDM-based systems, respectively.

2. SYSTEM MODEL

In Massive MIMO systems, a Fast Fourier Transform processor was proposed and identified in a Low Latency FFT/IFFT Architecture for Massive MIMO Systems [1], reducing the computational processing delay, latency, and reordering the latency of OFDM- Receiver systems. Chip layout 2048-pt FFT has been developed using CMOS Technology in 28 nm. Mainly presented and set on latency reduction scheme was developed respectively [1]. Multi-User MIMO offers significant compensation more than conventional end-to-end MIMO [2]. The large MIMO networks can be enabled with Ultra end-to-end and Low-Delay Communication Mm-Wave [3].

Reduced the edge effect DFT based channels and computational complexity using FFT and channel estimation for uplink Massive MIMO systems [4]. Each subcarrier uses only two specific ZF and LMMSE operations and FFT operations. On the other hand, the difficulty of evaluating the equalizer coefficients only requires the information of the derivatives of the corresponding channel frequency response [5]. Ultra-Reliable and Low Latency Communication in mm Wave-Enabled Massive MIMO Networks [6] proposed a scalable framework for the Down Link pilots design, Down Link CSI acquisition, and the parallel CSI feedback in the Up Link, concentrated on FFT-based pilot and FDD mode. Finally proposed and designed an FFT-based pilot scheme [6].

The wavelet-based MIMO OFDM system is designed and compared with the FFT-based MIMO OFDM systems, and concluded that the BER is improved for their proposed system [7]. The main drawbacks of CDMA can be overcome by using IDMA, which can be easily integrated with MIMO OFDM and

improves the BER [8]. With the help of MATLAB, Simulink analysed the MISO and MIMO OFDM, the MIMO which is increasing the performance of the receiver [9].

The hardware implementation of the MIMO OFDM system is developed, and a physical layer link is implemented in Xilinx FPGA with partial reconfiguration [10]. The computational design complexity and power consumption can be reduced by designing mixed Radix 4/2 with bit reversal architecture proposed with minimal hardware and less power consumption [11].

To increase the throughput and less power consumption, they proposed the FFT structure is the grouping of memory reference decrease method with binary scaling technique and Radix-4 booth multiplier. The proposed system performs better in BER and SNR [12]. Massive MIMO and Multi-User MIMO System for future generation wireless systems than pt. to pt. communication. An essential part of this paper focuses on the large potential of large MIMO systems that enable technology for the future beyond 4M cellular systems. The scheme offers a wide range of benefits regarding energy efficiency, spectral efficiency, visibility, and reliability [13]. Mainly concentrated on a highly efficient programmable fast Fourier transform (FFT) processor designed for supporting variable points, Fast Fourier transforms, and discrete Fourier transforms (DFTs) [14]. The address production scheme for FPGA implementation of simple FFT by introducing an algorithm and hardware to recreate the twiddle factors for FFT Radix-2 multiplication [15].

It mainly focuses on designing the FFT (fast Fourier transforms, and also it can achieve total hardware butterfly efficiency and reduce the number of adders. Implemented FFT Processor using Viterbi algorithm and concentrated MDC- Multi Path Delay commutator basic architecture [16]. A split-radix fast Fourier transform (SRFFT) pipeline architecture design. They have used the Cooley-Tukey-based algorithms for designing, which are regular and extensible for any 2^n -point [17]. The 8192 pt. is designed for Sequential input and output FFT Chip. Here new radix technique 22×22 FFT algorithm is introduced for data partition and allocation of data. These 8192 chips are mainly used in DVB- Digital Video Broadcasting applications. The clock rate of 8MHz, Chip area, and supply voltage of 1.33 is measured in A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT [18]. They introduced new technology, i.e., MDC- Multipath delay commutator for implementing the FFT Processor of MIMO-OFDM. Here analyse the performance and complexity of the FFT Processor. Finally achieved 100% utilization rate for implementing FFT processor and concentrated on Energy consumption and chip area [19-20]. Understanding MATLAB SIMULINK & Xilinx EDA tool environment; programmed chips are used for 6T Static Random-Access Memory cell, the approach of FFT for frequency domain, delay & latency observations and Coding of VHDL using Xilinx [21-31].

3. PROPOSED SYSTEM

The proposed architecture is implemented to style the Fast Fourier Transform in memory base and pipelined architecture.

In memory base architecture, no. of processing elements is very high. This might get a protracted-lasting delay, but our main aim is to get the Fast Fourier Transform processor with a very low delay.

The pipelined architecture has high throughput and low delay, and the price is affordable. So, we've designed this idea in a hardware kit with FPGA Spartan F3. An N point FFT processor has been designed with FPGA Spartan F3 kit, and it may be used anywhere within the communication systems.

The block diagram is shown in *figure 2*.




Figure 2: Proposed Structure of Communication Network using N-Point FFT Block Representation

Figure 2 shows the N point FFT processor to get the low latency and low power consumption by directly converting the Simulink block into required HDL synthesis code.

In this proposed system, the delay and memory usage of N point FFT has been calculated by using both VLSI software and MATLAB lab simulation. Using the proposed scheme (Massive MIMO), N-point FFT/IFFT processor design achieves a better throughput and lowest latency than for single –input pipelined FFT/IFFT architectures.

4. THE METHODOLOGY OF THE PROPOSED SYSTEM

The OFDM (Orthogonal Frequency Division Multiplexing) guard bands help to minimize the channel noise and also to produce the error free channel and it consists of multiple arrays of antennas at the transmitter and also at the receiver,




Figure 3a: Block diagram of OFDM transmitter




Figure 3b: Block diagram of OFDM receiver

4.1 Proposed Less Computational Delay for FFT

The main aim of this proposal is to get low latency, less computations and low cost while converting the time domain signals to frequency domain. The following figure shows the

VLSI architecture to get reduced delay for different stages of butterfly effect.




Figure 4: VLSI Architecture for reduced delay for Different Stages of Butterfly

The *figure 4* shows, the reduced delay architecture for different stages of FFT.

In FFT, the twiddle factor can be calculated by reversing the bits. The reordering scheme starts depends on the index value.

For an N point FFT, the twiddle factor is given in the *equation 1*.

$$W_N = e^{-j\frac{2\pi}{N}} \text{----- (1)}$$

In the *equation 1*, W_N represents the twiddle factor and N is the number of bits. The FFT and IFFT representation of the given time domain signal is given by *equations 2 and 3*.

$$X_K = \sum_{i=0}^{N-1} X_i W_N^{ki}, 0 \leq k \leq N \text{----- (2)}$$

$$x_i = \sum_{k=0}^{N-1} X_k W_N^{-Ki}, 0 \leq k \leq N \text{----- (3)}$$

Equation 2, 3 indicates the inputs where, “i” is the sample index and K is the subcarrier index.

The N point FFT has been designed using MATLAB Simulink and is converted directly into HDL synthesis to calculate the delay and number of clock cycles. The *figure 5* shows the HDL synthesis of N-point FFT.




Figure 5: Proposed Structure of N-Point FFT MATLAB - Simulink Block

The designed block diagram as shown in the *figure 5*

The HDL code conversion and code execution are shown in *figure 6a* and *6b*.




Figure 6a: HDL Code conversion in MATLAB-Simulink




Figure 6b: HDL Code Executing in Xilinx

Figures 6a and 6b are the HDL code conversion and code execution in N point FFT using MATLAB Simulink.

4.2 Cooley–Tukey Fast Fourier Transform algorithm

Among so many existed algorithms, in the proposed system, Cooley-Tukey FFT algorithm has been used because of reduced computations and also easily implemented in Verilog. The calculation of twiddle factor involves computational algorithms. But in the Cooley Tukey algorithm, no of additions and multiplications for all of them is simply $N \log N$, so the speed and execution time will be very less in this algorithm. This algorithm uses the periodic properties of the sine and cosine function to implement the butterflies.

Step 1: Start the Implementation.

Step 2: Give the Input values

Step 3: Select the point of the FFT and for which you are designing.

Step 4: To compute the FFT, the FFT enable value should always equal to 1

Step 5: Take a condition that if operating mode value is 0 if this condition is true then start the FFT computation otherwise store the outputs.

Step 6: If it is true the output must be bit reversed otherwise stop the execution.

The figure 7 shows the flow chart implementation of algorithm. The process is as follows

Flow Chart of FFT Algorithm




Figure 7: Flow Chart of FFT Implementation

5. RESULTS

Below figure shows that designing of N- point FFT as there are n stages.




Figure 8a: Schematic structure of N point FFT




Figure 8b: Three stages of FFT




Figure 9: Block diagram representation of FFT N- stages

The 8-point representation of FFT is as shown in the figure.




Figure 10: Schematic diagram of 8-point FFT Top Level Block

Figure 9 illustrates the 8-point FFT implementation

Figure 11 represents the RTL schematic diagram of the 8point FFT.

For an eight-point FFT, there are 3 butterfly stages and each stage are calculated and obtained results as shown in the figure 1.




Figure 12: Timing Diagram of 8 POINT FFT

Table 1: Final Report of Design Statistics of 8 pt. FFT

| S. No | Particulars | Count |
|-------|--------------------|-------|
| 1. | IOs | 20 |
| 2. | BELS | 39 |
| 3. | AND2 | 6 |
| 4. | AND3 | 5 |
| 5. | INV | 12 |
| 6. | OR3 | 8 |
| 7. | OR4 | 5 |
| 8. | OR5 | 1 |
| 9. | OR6 | 2 |
| 10. | Flip Flops/Latches | 16 |
| 11. | IO Buffers | 20 |
| 12. | IBUF | 4 |
| 13. | OBUF | 16 |

And we have estimated the latency of above point and we have observed that maximum delay occurring at the time of the designing is 0.003ns. For 64-point FFT is implemented and the corresponding designing, RTL schematic, timing diagram and final report is shown in below figure12. Figure 13a shows the schematic diagram of 64-point FFT




Figure 11: RTL schematic of 8pt FFT

In the below figure there are 6 butterfly stages and each and every stage we have designed each and every stage and finally got the result as observed in the below figure.




Figure 13a: RTL Schematic of 64 Point FFT




Figure 13b: Timing Diagram of 64 Point FFT

In final report we have observed the following results

Table 2: Final Report of Design Statistics of 64 pt. FFT

| S. No | Particulars | Count |
|-------|--------------------|-------|
| 1. | IOs | 68 |
| 2. | BELS | 16656 |
| 3. | AND2 | 5385 |
| 4. | AND3 | 412 |
| 5. | AND4 | 37 |
| 6. | AND5 | 63 |
| 7. | AND6 | 2 |
| 8. | INV | 4113 |
| 9. | OR2 | 3557 |
| 10. | OR3 | 106 |
| 11. | OR4 | 30 |
| 12. | XOR2 | 2951 |
| 13. | Flip Flops/Latches | 32 |
| 14. | FDC | 32 |
| 15. | IO Buffers | 68 |
| 16. | IBUF | 36 |
| 17. | OBUF | 32 |

And we have estimated the latency of above point and we have observed that maximum delay occurring at the time of the designing is 0.054ns. Now we have implemented the 512 point and the corresponding latency calculation, designing and the RTL schematic is shown in below figures.




Figure 14: 512 Point FFT Top Level Block

In the below figure there 9 butterfly stages for each and every stage is designed and finally we got the results as shown below. To calculate the time delay as shown in the below figure it is in nanoseconds,

Table 3: Analysis of Delay

| S. No | Particulars | Delay |
|-------|---|----------|
| 1. | Minimum input arrival time before clock | 6.24 ns |
| 2. | Minimum output arrival time after clock | 5.962 ns |
| 3. | Maximum combinational path delay | 5.464 ns |

Table 4: Comparison Results of Latency for FFT Processors with existing models

| S. No | Particulars | Delay |
|-------|------------------------|---------------|
| 1. | JSSC [30] | 102.4 μ s |
| 2. | TVLSI [16] | 51.4 μ s |
| 3. | TCAS-I [31] | 4.11 μ s |
| 4. | Existing Model [1] | 4 μ s |
| 5. | Delay of Proposed Work | 5.464 ns |




Figure 15: RTL Schematic of 512 pt. FFT with Serialized Stages

6. HARDWARE IMPLEMENTATION

The hardware implementation of our proposed work was done on FPGA Spartan 3 as shown in *figure 16*. The FPGA kit acts as a N bit processor and can be easily used in any communication systems.



Figure 16: The implementation of N point FFT on FPGA SPARTAN 3 KIT

7. CONCLUSION AND APPLICATIONS

In this paper, VLSI implementation of integrated Massive MIMO systems for N point FFT has been Proposed. This proposed system utilizes the chip routing technology at every moment to obtain the latency in 5.464 nanoseconds compared with existing models as mentioned in *table 4*. and the no. of computations and the clock cycles are reduced. Finally, this proposed system has been implemented in VLSI integrated circuits such as FPGA Spartan 3e. This can be used in the 5G Communication for good Transmission and Receiving with low latency and less complexity.

REFERENCES

- [1] M. Mahdavi et.al, "A Low Latency FFT/IFFT Architecture for Massive MIMO Systems Utilizing OFDM Guard Bands" IEEE Transactions on Circuits and Systems-I Regular Papers 1549-8328 © 2019 IEEE.
- [2] Erik G. et. al "Massive MIMO for Next Generation Wireless Systems" IEEE Comm. Mag., vol. 52, no. 2, pp. 186–195, Feb. 2014.
- [3] Trung Kien Vu, et.al "Ultra-Reliable and Low Latency Communication in mm Wave-Enabled Massive MIMO Networks" IEEE Communications Letters 1089-7798 (c) 2016 IEEE.
- [4] Hao Wu, et. al "Analysis of DFT-Based Channel Estimation for Uplink Massive MIMO Systems" IEEE COMMUNICATIONS LETTERS, VOL. 22, NO.2, 2018 1558-2558 © 2017 IEEE.
- [5] Francois Rottenberg et.al, Efficient Equalization of Time-Varying Channels in MIMO OFDM Systems- IEEE Transactions on Signal Processing 1053-587X (c) 2019.
- [6] Xiliang Luo et.al "A Scalable Framework for CSI Feedback in FDD Massive MIMO Via DI Path Aligning-IEEE Transactions on Signal Processing 1053-587X (C) 2016 IEEE S.
- [7] D. Meenakshi, et. al "compare the performance analysis for FFT based MIMO OFDM with dwt-based MIMO-OFDM" 2013 IEEE (ICECCN 2013)
- [8] Akhilesh Venkata Subramanian et.al, "Channel Estimation for A Multi-User MIMO-OFDM-IDMA System " International Conference on Communication and Signal Processing, April 6-8, 2017.
- [9] Archana gale "Performance Evaluation of MIMO-OFDM System using MATLAB-Simulink with Real Time Image Input" 2013 Tenth International Conference on Wireless and Optical Communications Networks.
- [10] Arun Kumar K A " ARM-FPGA Implementation of a Partially Reconfigurable OFDM-MIMO Phy-Link" 2018 International CET Conference on Control, Communication, and Computing (IC4) | July 05 – 07, 2018.
- [11] N Kirubanandasathay et.al" VLSI design of mixed radix FFT Processor for MIMO OFDM in wireless communications" ICCCT-10
- [12] Raja jayamaniet.al" VLSI implementation of high throughput MIMO OFDM transceivers for 4th generation systems Indian Journal of Engineering and Material Sciences, vol.9, pp. 307- 319, 2012.
- [13] Larsson, Erik G.; et.al "Massive MIMO for Next Generation Wireless Systems" IEEE Communications Magazine, 52(2), 186-195.
- [14] Shaohan Liu and Dake Liu "A High-Flexible Low-Latency Memory-Based FFT Processor for 4G, WLAN, and Future 5G" IEEE Transactions on VERY Large-Scale Integration (VLSI) Systems, 2018, 1-13.
- [15] Felipe Minotta, et.al "Automated Scalable Address Generation Patterns for 2-Dimensional Folding Schemes in Radix-2 FFT Implementations" Electronics 2018, 7, 33; doi:10.3390/electronics7030033, 1-18.
- [16] C. Yu and M.-H. Yen, "Area-efficient 128- to 2048/1536-point pipeline FFT processor for LTE and mobile WiMAX systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 9, pp. 1793–1800, Sep. 2015.
- [17] 'Wen-Chang Yeh' & 'Chein-Wei Jen' "High-Speed and Low-Power Split-Radix FFT" IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 51, NO. 3, MARCH 2003, 864-874.
- [18] Z Wang, et.al "A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT" IEEE TRANSACTIONS ON (VLSI) SYSTEMS 2013, 1-5pg.
- [19] Y N Chang, "Design of an 8192-point Sequential I/O FFT Chip", World Congress on Engineering and Computer Science 2012 Vol II WCECS 2012, October 24-26, 2012, San Francisco, USA, 1-6pg
- [20] K J Yang, Shang Ho T, and Gene C. H. Chuang IEEE Members, MDC FFT/IFFT Processor with Variable Length for MIMO-OFDM Systems.
- [21] Anil Kumar Sahu, Vivek Kumar Chandra, G R Sinha, Optimized System Level Hardware Realization of Built-in-Self-Test Approach for Sigma-Delta Analog-to-Digital Converter, International Journal of Electrical and Electronics Research (IJEER), September 30, 2016, Volume 4, Issue 3, Pages: 85-90.
- [22] Anil Sufia Banu and Shweta Gupta, Design and Leakage Power Optimization of 6T Static Random Access Memory Cell Using Cadence Virtuoso, International Journal of Electrical and Electronics Research (IJEER), 30 June 2022, Volume 10, issue 2, Pages : 341-346, DoI: <https://doi.org/10.37391/ijeer.100246>
- [23] Sarabpreet Kaur, Jyoti Patel, A Robust Image Mosaicing Technique Using Frequency Domain, International Journal of Electrical and Electronics Research (IJEER), Published: March 30, 2018, Volume 6, Issue 1, Pages: 1-8.
- [24] K. Gurucharan, B. Kiranmai, S. S. Kiran and M. Ravindra Kumar, Xilinx Based Electronic Voting Machine, International Journal of Engineering and Advanced Technology (IJEAT), October 2019 ISSN: 2249–8958, Volume-9 Issue-1, pg-3935-3939, DOI: 10.35940/ijeat. A1484.109119.
- [25] S S Kiran, Mallavarapu Babu, Kiranmai, Babburu & Gurucharan, Kapila. (September 2022). Advanced Wireless Communications for Future Technologies-6G and beyond 6G. 1st Edition, CRC Press, Chapter-1 10.1201/9781003230526-1.
- [26] Bylapudi Rama Devi, Babburu Kiranmai, K. Gurucharan, P. Srujana S S Kiran. A Coherent Hybrid Precoding for homogenize Millimetre-wave Multiple- in Multiple- out Systems for 5G Communication Proceedings of the Fifth International Conference on Computing Methodologies and Communication (ICCMC 2021) DVD Part Number: CFP21K25-DVD: ISBN: 978-0-7381- 1204-6/21 © 2021 IEEE. Pages 207-211.

- [27] B. Kiranmai, V. Lavanya, and S. S. Kiran. An Energy-Efficient Resource Allocation System Using OFDM DAS Model for LTE Applications. (eds.), Communication Software and Networks, Lecture Notes in Networks and Systems 134, https://doi.org/10.1007/978-981-15-5397-4_57 © Springer Nature Singapore Pte Ltd. 2021
- [28] P Srujana, S.S Kiran, B. Kiranmai, Developing An IDWT-DWT OFDM with AWGN Channel using Different Modulation Techniques. JUNI KHYAT ISSN: 2278-4632 Vol-10 Issue-5 NO. 5 May 2020. pg. 69-73.
- [29] Kiranmai Babburu, Kapila Gurucharan, S S Kiran, P Srujana, PAPR reduction techniques and image quality assessment in image-based MMS VLC system. IT in Industry, Vol. 9, No.2, 2021, ISSN (Print): 2204-0595 1178- 1185 pgs.
- [30] C.-H. Yang, T.-H. Yu, and D. Markovic, "Power and area minimization of reconfigurable FFT processors: A 3GPP-LTE example," IEEE J. Solid-State Circuits, vol. 47, no. 3, pp. 757–768, Mar. 2012.
- [31] X. Y. Shih, H. R. Chou, and Y. Q. Liu, "VLSI design and implementation of reconfigurable 46-mode combined-radix-based FFT hardware architecture for 3GPP-LTE applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 65, no. 1, pp. 118–129, Jan. 2018.



© 2022 by the Kiranmai Babburu, S S Kiran, Lavanya Vadda, K Gurucharan and B V R Gowri. Submitted for possible open access publication under the terms and conditions of

the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).