

Design and Implementation of a Bootstrap-based Sample and Hold Circuit for SAR ADC Applications

Chakradhar Adupa^{1*} and Sreenivasarao Ijjada² 

¹Department of Electrical Electronics and Communication Engineering, GITAM (Deemed to be University), Visakhapatnam, India, chakradhar.a@sru.edu.in

²Department of Electrical Electronics and Communication Engineering, GITAM (Deemed to be University), Visakhapatnam, India, sijnada@gitam.edu

*Correspondence: Chakradhar Adupa; chakradhar.a@sru.edu.in

ABSTRACT- The resolution and conversion speed of an Analog to Digital converter (ADCs) strongly depends on how efficiently Sampling and Hold (S&H) circuit handles the amplitude skewing of the input analog signal. In this article, a novel S&H circuit has been proposed to handle the errors produced because of amplitude skewing. This circuit has two different paths for sampling and holds process and avoids the non-ideal effects seen in most of the recent literature. In portable applications, the restrictions on the available power and the importance of the quality of digital data are taken as a challenge. To make SAR-ADC more power efficient, all blocks should be designed with low-power techniques. Here, the sample and hold block need to be designed to the optimized power level, operate supply of 3.3V, implemented with SCL 0.18 μ m process, operating at a sampling rate of 10MHz with the power of 0.425mW.

Keywords: Analog to Digital Converter (ADC); Digital to Analog Converter (DAC); Successive Approximation Register SAR, Mega Sample Per Second (MSPS); Signal to Noise Distortion Ratio (SNDR).

ARTICLE INFORMATION

Author(s): Chakradhar Adupa and Sreenivasarao Ijjada;

Received: 19/06/2023; **Accepted:** 10/07/2023; **Published:** 10/08/2023;

e-ISSN: 2347-470X;

Paper Id: IJEER 1906-05;

Citation: 10.37391/IJEER.110308

Webpage-link:

<https://ijeer.forexjournal.co.in/archive/volume-11/ijeer-110308.html>



Publisher's Note: FOREX Publication stays neutral with regard to Jurisdictional claims in Published maps and institutional affiliations.

1. INTRODUCTION

Simple audio devices to the Internet of Things use ADCs as their interface between the real analog world and the digitalizing world (IoT) [1]. The complete block diagram of SAR-ADC works on the binary search algorithm shown in figure 1. These core blocks include a comparator, a successive approximation logic register (SAR), a digital-to-analog converter (DAC), and a sample-and-hold circuit. The input analog signal is supplied directly to the S&H block, and one of the comparator inputs receives the output signal of the sampled and hold operation. The DAC block is the comparator's other source of input. After the comparison process, the comparator output at either logic '0' or logic '1'. It will go to SAR Logic, and in the SAR register, the operation will be done based on the binary search operation basis. Here initially keeping MSB as logic '1', then, it starts the comparison process concerning the output bit of a comparator. If the comparator output bit is coming as logic '1', then the current bit will be left as it is, and the comparison will move on by making the next bit in the register to logic '1'. If not, the current bit will be masked to logic '0', and the comparison will be made with the next bit, and so

on this way, the complete conversion process will be completed, and the final conversion output will be obtained at the final step.




Figure 1: SAR converter basic Diagram

Analog non-DC signal is applied to the converter to digitalize, and converter conversion time is finite. Over this finite conversion period, the input analog signal amplitude changes. Due to this rapid and large amplitude skewing, the resolution of the ADC is quite disturbing.

Hence the S&H should be designed to properly sample the input signal and hold it over the conversion period. In the design of the sample and hold, switch and circuit noise and nonlinearities should be suppressed enough. Low-power designs also need to be included, as converters are very popular in battery-operated IoT applications [7]. The state-of-the-art of S&H circuits has been discussed here.

The remainder of the essay is structured as follows. *Section 2* is a review of the literature. *Section 3* Represents the basic operation of the sampler circuit; *Section 4* represents the issues in the parameters of the S&H block; *Section 5* represents the results and discussion. The conclusions are presented in *Section 6*.

2. LITERATURE REVIEW

ADCs Architectural changes unveiled many circuits like low-gain two-stage amplifiers, reducing mismatch and settling

errors in the first SAR stage by using a sub-binary DAC. A prototype model 1V-12-bit, 160MS/s streamed SAR-ADC demonstrated in a 40nm Complementary MOS process. Low gain two-stage amplifier produced gain errors [2]. The dual-phase bootstrap technique was used in a pipelined- SAR-ADC and improved the sampling and conversion linearity. This had a small wide area, wide coverage, and excellent accuracy of 0.068 mm². Implemented in 65nm CMOS technology, operated at a supply of 1.2V, and achieved SNDR of 60.9 dB and 6mW of power dissipation [3]. A 9-bit ADC architecture was discussed in [4]. MOS capacitors were used in DAC capacitive elements and fabricated with 0.13μm technology, operated at 0.6V supply. The achieved ENOB was 7.9 and a power of 228μW. The concept is based on the statistical behavior of the low-activity signals, and the difference between two adjacent sample points is around zero. Designed a 1.8V, 10-bit SAR-ADC. Hence, the power saving was boosted by concentrating on the difference between two adjacent sample points rather than the sample point itself [5]. A significant amount of design area was reduced by employing a split type of DAC employed in SAR-ADC designed in 0.13μm operated at 5.5V. This scheme reduced the capacitors count nearly 14 times the conventional CDAC [6]. A 10-bit SAR-ADC has decreased average switching energy in CDAC by 90% since it was introduced with an adaptive reset switching strategy. The linearity was also improved by employing near-threshold voltage and bootstrapped techniques in S&H. The achieved ENOB was 8.7 ENOB [8]. To enhance the accuracy, Energy-saving techniques such as DAC switching and a comparator with dynamically adjustable current have been used in 0.13um, 1.2V SAR-ADCs. The linearity also improved here without adding capacitors or calibration logic [9]. To enhance the speed, a two-stage dynamic latch comparator with adaptive power control (APC) technique was designed. Common mode charge redistribution algorithm and synchronous SAR logics blocks were employed [10].

A 1.2V, 10MHz digital sub-ranging ADC architecture was proposed in [11]. A FET-based S&H was proposed to eliminate the different types of distortions at a sampling rate of 6 MHz; MKV FET dominates the distortions like second order. This configuration showed improved speed, power consumption was 16mW at 1.2V supply, and achieved SNR =46 dB and SFDR= 55 dB. A 9-bit SAR-ADC with 700Ms/s has been designed at 65nm process and obtained ENOB of 8.3 bits @10MHz frequency along with power consumption in 5.9mW [12].

3. CIRCUIT FOR SAMPLING AND HOLDING

S&H is the first block in any kind of ADC. It involves achieving high-speed, high-resolution ADCs Converters, which sample a particular Analog signal and holds it for a predetermined amount of time while it is processed by a following circuit. A basic sampler circuit consists of a switch and a capacitor, as shown in *figure 2*. S&H's main function is the sampling of the input analog signal and holds this value across the sampling capacitor. This produces different non-ideal effects in the conversion process. The S&H circuit's three primary features are acquisition time, aperture time, and settling time.

The time between the circuit enters the sampling mode until it starts the input signal tracking is the acquisition time. This is a result of the hold capacitor's value, the switch's series resistance, and the signal path. The small interval between the circuit exits hold mode and stops following the input signal; the value being held is the aperture time. This is the function of drivers and switches in the circuit propagation delay. The jitter or uncertainty in this time duration is mainly due to the variations in the clock and the noise produced by the signal and switch. The time necessary for the circuit to enter and remain within the permitted error band about the hold value after entering the hold mode is defined as the settling or hold settling time. The holding step, also known as the pedestal error, is a potentially undesirable charge transfer that occurs between the switch driver and the hold capacitor during the settling phase. The simple operation of the circuit is that when $C_K=V_{DD}$, the NMOS device is ON, the input signal is allowed to pass to the output side, and the capacitor C_1 starts charging towards V_{in} , called sampling mode. When $C_K=0$, the NMOS device is OFF, and the voltage across C_1 starts discharge is called hold mode. M1 switching speed strongly depends on its ON resistance and is given by the *equation 1*.




Figure 2: Basic sampling circuit

$$R_{on} = \frac{V_{DS}}{I_D} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{in} - V_{TH})} \quad (1)$$

The equation shows that device ON resistance is a function of an input signal. When $V_{in} \approx V_{DD} - V_{TH}$; $R_{on} \rightarrow \infty$. This tells the input range is quite limited and is a very critical issue considered in nanometer designs [13]. To reduce the input range limit effect, a transmission gate switch was used [14]. Here, the PMOS type M_2 switch is connected in parallel with M_1 , which is wider than M_1 , hence ON resistance dependency on input voltage red. Due to mobility degradation with the vertical field in the channel, the net ON resistance of the switch still varies concerning V_{in} . Capacitive feedback type S&H presented in [15] has three switches to regulate the sampling and amplification process. During the sampling period, switches= 2=ON & 3=OFF. The potential at the node 'X' is set to a value of 0, hence the potential at the other side of capacitor= V_{in} . When the switch 3=ON, the switches 1= 2 =OFF, the feedback forms, and the potential V_{out} is the same as the input voltage V_{in} and this voltage is held till the end of the sampling period. To minimize the influence of the charge injection during the switch closed, a short delay between the switches is to be maintained during the case of 1= 2=ON& 3=OFF. Usually hold step magnitude is in the millivolt (mV) range, and the non-linear effects are minimized by keeping a full-scale range of the signals. To enhance the linearities in the converter with reduced

power consumption, a bootstrap technique has been presented in the open literature, and its concept is presented in figure 3.




Figure 3: Bootstrap switch concept

Here, the NMOS device acts as the switch [16]; it should be open during the hold phase and close during the sampling period. The bootstrap control circuit is formed with five switches; it regulates the transistor gate potential by providing a fixed potential between the gate and the source. Where φ₁=nMOS and φ₂=nMOS type switches, as shown in figure 4.




Figure 4: Bootstrap switch [14]

Design CB to provide the constant gate potential to M1 and make a smooth switching action, and the charge across CB should be periodically refreshed. During the sampling period (track mode), M₂ & M₃ should be turned ON, and the charge across CB should make M₁ to ON. During the hold mode, M₄ & M₆ should turn ON, and M₃ & M₂ should disconnect CB from M₁. Hence CB should research V_{DD} via M₅ & M₆ [16]. Since M₄ is ON, the M₁ gate is grounded. To increase bootstrap switch linearity, the switch should provide stable ON conductance; for this, the sampling transistor, M₁₀ gate, to source voltage should be constant and independent of the V_{in}. Two path bootstrap circuits are presented in [17]. M₂ and C₂ constitute the main path, and M₁&C₁ form the auxiliary path. Bulk terminals of M₁, M₂ & M₄ devices are connected to the node V_x to avoid forward biasing. With this technique, non-linear capacitance would drive through the auxiliary path, and Non-linear capacitance won't directly arrive on the main path because the sampling switch gate will be spreading the input signal. Here, the input signal travels along the main path while the non-linear capacitance drives travel through the auxiliary path [18].

4. PROPOSED CONTROL LOGIC CIRCUIT

In ADC, the noise-contributing elements are the sample switch, comparator, and DAC. Hence, the noise of complete ADC should have a standard deviation of 0.64LSB. The nonlinearities are due to the injected charge into the DAC when the sampling switch is ON. Therefore, it shows the impact on

the ADC's SFDR. We can keep the nonlinearities produced by DAC and sample switch small enough by setting the SFDR value is > 70dB. The speed of ADC is influenced by the ON resistance of the switch. The proposed bootstrap switch for achieving the fore mentioned targets is shown in figure 5. For the ADC operation, the characteristics of M₁ are most important. It decides the switch-ON resistance. In the existing circuit [18]. During the sampling period, M₃ will connect the CB bottom plate to the input V_{in}. The gate of M₁ is connected to the top plate of CB by the M₂ device and creates an unwanted offset with input. In the existing circuits, the stress on M₂ and M₄ occurs in track mode, with drain-source or gate-source voltage>1V; this reduces the device's progress in performance. when M₁ is off, maximum voltage at M₄ drain source is V_{in}+V_{DD} > 4V. Similarly, the V_{GS} of M₂ also has the same voltage; hence it's stressed. M₈ device is used to protect the gate oxide of M₄. By connecting a cascade device M₈ in series M₄, its drain peak voltage can be < V_{DD}. In hold mode, devices M₄ and M₈ reduced the gate potential of M₁ to zero. Stress on M₂ can be decreased by allowing the gate voltage to fluctuate in harmony with V_{in} and V_X. Additionally, this gate needs to be connected to V_{DD} and V_{in} in track mode. In the hold mode, this is done by M_a and M_b, respectively. M₅ and M₆ will serve to pre-charge the CB capacitor. M_b device was used to close the gate of M₂ during the hold phase. Similarly, M_a and M_c are used to opening the gate of M₂. During sampling startup, M_a helps. M_c, with V_{in} as the gate voltage bootstrapped, provides a small resistance connected in series with the gate of M₂. Although appearing redundant, M_a is still required for the circuit to start up properly.




Figure 5. The modified proposed model of the control circuit

Design: The input voltage, $V_{in}=A \cos \omega_{in} t$, and the worst-case supply voltage= $A=0.5V @ 5\% = 0.95V$, the range = $0.25-0.75V$.

Then the size of $LSB = \frac{2A}{2^N} = \frac{1V}{1024} = 1mV$. Bootstrapped sampler accommodates larger swings, although the period before it usually, a buffer might not. ADC for N bits sensing a signal of $A \cos \omega_{in} t$, the ideal SNR value is $= (A^2/2)/(\delta^2/12)$. Where $\delta=LSB=1mV$, SNR in dB= $(6.02N+1.76) dB=62dB$ for $N=10$.

The harmonic distortion (HD) must remain < -62 dB. Targeted HD to achieve is about -65 dB at its worst, i.e., $A = 0.5V$ and $f_{in}=\omega_{in}/2\pi=5MHz$ (@ Nyquist rate). The noise introduced by the sampler, i.e., the kT/C noise associated with M₁, and C₁, must barely affect the overall SNR. The SNR of the sampler-ADC is a cascade and is given by the equation.

$$SNR = \frac{A^2/2}{\frac{\delta^2}{12} + \frac{KT'}{C_1}} \quad (2)$$

The target of 1 dB penalty imposed by the kT/C noise term, split the above equation with the ideal SNR equation, take $10\log$ of the result, and equate to -1 dB, and with $\delta=1mV$ and $T=750C=348K$,

$$-1dB = 10\log_{10} \left(\frac{1}{1 + \frac{75}{384C_1} * \frac{12}{10^{-6}}} \right) \quad (3)$$

Then $C_1 = 222.5fF$, which we increase by 0.2 pF. The input signal in the track mode must only be slightly attenuated by the low-pass filter created by M_1 and C_1 . The output amplitude is equal to

Where R_{on1} is the M_1 ON-resistance, the aim is to have attenuation < 0.5 dB @ the Nyquist rate.

$$10\log_{10} \left(\frac{0.5}{\sqrt{1 + (2\pi * 5 * 10^6 * R_{on1} * 0.2 * 10^{-12})^2}} \right) \quad (4)$$

$R_{on1}=111.5n$, with this M_1 aspect ratio, is calculated by maintaining the R_{on1} measured.

$$R_{on1} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{in} - V_{TH})} \quad (5)$$

For the SCL process $\mu_n C_{ox} = 56.8\mu V_{DD} = 3.3V$, $V_{TH}=0.35V$, $L=0.18\mu m$, and Obtain $W1=900\mu m$.

All the MOS switches W/L ratios are calculated based on the voltages of the terminals and the parameters used above and are listed in *table 1*.

5. RESULTS AND DISCUSSION

The proposed circuit is put into practice in the cadence is presented in *figure 7*. Then its symbol created as in *figure 8*.

Table 1: Modified control logic circuit articulated component values

| Parameter | Value | Type |
|-----------|-------------|-----------|
| W_1 | 900 μm | NMOS |
| C_1 | 0.2pF | Capacitor |
| W_2 | 125 μm | NMOS |
| W_4 | 450 μm | PMOS |
| W_3 | 225 μm | NMOS |
| W_6 | 125 μm | NMOS |
| W_5 | 225 μm | PMOS |
| CB | 0.1pF | Capacitor |
| W_8 | 450 μm | NMOS |
| W_a | 12 μm | NMOS |
| W_b | 45 μm | PMOS |
| W_c | 225 μm | NMOS |
| W_1 | 900 μm | NMOS |

The intransigence of the proposed switch is shown in the *figure 6*, it's observed that the on-resistance of the proposed circuit is more stable.




Figure 6: On resistance of Proposed circuit graph




Figure 7: Schematic of S&H in cadence



Figure 8: Symbol Creation of S&H in cadence

the output of the block, which consists of an input signal output signal, and a control input signal as well. Here shout is an output

signal in the output waveform and a ctrl signal is applied, and an input signal has seen the figure9.



Figure 9: Signals and Transient Response of S&H in cadence

Bootstrap switch & Op-Amp were designed using 0.18 μ m SCL CMOS Technology. And the output waveform is shown in figure 10. S&H testing is performed with 3.3V supply voltage, two differential 10MHz sinusoid signals as inputs, and two 200fF capacitors as load.

The output is sent to compare it with the reference signal of the DAC block. In the design process of the sample and hold main

concentration is to consider the switching mechanism and the ON resistance of the switch. The problems which arise in the design of the sample and hold block are that charge sharing; clock feeds through. A sample and hold block is designed with the targeted SCL 180 nanometer CMOS technology and simulated and tested.




Figure 10: Sample and Hold output

The results are tabulated and compared with previous literature in the table, where the power consumption is far better than other circuits, and the designed S/H circuit is for higher resolution ADC of 10-bit. In the comparison table, we have tabulated and compared the parameters of the design, such as the technology, supply voltage at which the design is operating and the power consumption in Mill watts and the number of

samples per second as well as the resolution and signal to noise ratio and effective bit count for existing works and the current modified proposed work we have obtained 0.425mW of power consumption and ENOB as 9.7 and SNR as 72 dB at the rate of 10 MSPS. Operating at 3.3V and 180 Nanometer SCL CMOS Technology.

Table 2: Comparison of proposed Modified control logic circuit with existing work

| | Process (µm) | Supply (V) | Power (mW) | SPS/fin (M) | Resolution | ENOB | SNR |
|-----------------|--------------|------------|------------|-------------|------------|------|----------|
| Target | 0.18 | 3.3 | < 10 | 10/5 | 10 | 10 | >62dB |
| [8] | 0.35 | 3.3 | 13.6 | 50/2.5 | 10 | 7.8 | 62/67@5M |
| [9] | 0.18 | 1.8 | 28 | 100 | 14 | 9.2 | 94@48.9M |
| [10] | 0.18 | 3.3 | 15.4 | 50 | 14 | 8.8 | 94.6@5M |
| [11] | 0.18 | 3.3 | 7.6 | 100 | 10 | 8.7 | 85.4@10M |
| [12] | 0.35 | 3.3 | 15.4 | 50 | 10 | 8.1 | 67@25M |
| Proposed | 0.18 | 3.3 | 0.425 | 10/5 | 10 | 9.7 | 72@10M |

6. CONCLUSION

Overall, the described S&H circuit design, as part of the SAR-ADC system, shows excellent performance in terms of high-resolution digitization, low power consumption, and superior signal-to-noise and distortion characteristics. sample-and-hold (S&H) circuit design specifically tailored for a 10-bit Successive Approximation Register Analog-to-Digital Converter, operating with a power supply of 3.3V. Designs have been carried out with SCL 0.18µm CMOS process. The sampling rate at which it operates is 10MSPS. A novel bootstrap switch has been employed; the power consumption is 0.425mW, which is 4.5% of total ADC power. S&H simulation results show that the SNDR is 88 dB, and the SFDR is 73 dB at a 10 MHz input signal frequency with a 10 MHz sampling rate. The results are tabulated and compared with previous literature in the table, where the power consumption is far better than other circuits. These features make it a compelling choice for applications that demand high-precision analog-to-digital conversion.

REFERENCES

- [1] Dharmireddy, Ajaykumar, M. S. Babu, S. Rao Ijjada. "SS < 30 mV/dec; Hybrid tunnel FET 3D analytical model for IoT applications", *Materials Today: Proceedings*, Nov. 2020
- [2] Y. Zhou, B. Xu, and Y. Chiu, "A 12-bit 160 MS/s Two-Step SAR ADC with Background Bit-Weight Calibration Using a Time-Domain Proximity Detector," in *IEEE Journal of Solid-State Circuits*, vol. 50, no. 4, pp. 920-931, April 2015, doi: 10.1109/JSSC.2014.2384025.
- [3] J. Zhong, Y. Zhu, C. -H. Chan, S. -W. Sin, S. -P. U. and R.P. Martins, "A 12b 180MS/s 0.068mm² With Full-Calibration-Integrated Pipelined-SAR ADC," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 64, no. 7, pp. 1684-1695, July 2017, doi: 10.1109/TCSI.2017.2679748.
- [4] T. Rabuske and J. Fernandes, "A SAR ADC With a MOS- CAP-DAC," in *IEEE Journal of Solid-State Circuits*, vol. 51, no. 6, pp. 1410-1422, June 2016, doi: 10.1109/JSSC.2016.2548486.
- [5] H. Nasiri, C. Li and L. Zhang, "Ultra-Low Power SAR ADC Using Statistical Characteristics of Low-Activity Signals," in *IEEE Transactions on Very Large-Scale Integration (VLSI) Systems*, vol. 30, no. 9, pp. 1319-1331, Sept. 2022, doi: 10.1109/TVLSI.2022.3187659.
- [6] B. S. Rikan, A. Hejazi, D. Choi, R. E. Rad, Y. Pu, and K. -Y. Lee, "12-Bit 5 MS/s SAR ADC with Split Type DAC for BLE," 2021 18th International SoC Design Conference (ISOC), 2021, pp.125-126, doi: 10.1109/ISOC53507.2021.9613993.
- [7] Ajaykumar Dharmireddy and S. R. Ijjada, "Design of Low Voltage-Power: Negative capacitance Charge Plasma FinTFET for AIOT Data Acquisition Blocks," 2022 International Conference on Breakthrough in Heuristics and Reciprocity of Advanced Technologies, pp. 144-149, 2022.
- [8] Song, J. Jun, and C. Kim, "A 0.5 V 10-bit 3 MS/s SAR ADC with Adaptive-Reset Switching Scheme and Near-Threshold Voltage-Optimized Design Technique," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 7, pp. 1184-1188, July 2020, doi: 10.1109/TCSII.2019.2935168.
- [9] H. Hongfei et al., "A 10b 42MS/s SAR ADC with Power Efficient Design," 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM), Nanjing, China, 2021, pp. 1-4, doi: 10.1109/ICICM54364.2021.9660351.
- [10] D. Verma et al., "A Design of 8 fJ/Conversion-Step 10-bit 8MS/s Low Power Asynchronous SAR ADC for IEEE 02.15.1 IoT Sensor-Based Applications," in *IEEE Access*, vol. 8, pp. 85869-85879, 2020, doi: 10.1109/ACCESS.2020.2992750.
- [11] Y. -H. Chung and J. -T. Wu, "A 16-mW 8-Bit 1-GS/s Digital-Sub ranging ADC in 55-nm CMOS," in *IEEE Transactions on Very Large-Scale Integration (VLSI) Systems*, vol. 23, no. 3, pp. 557-566, March 2015, doi: 10.1109/TVLSI.2014.2312211.
- [12] L. Qiu, C. Yang, K. Wang, and Y. Zheng, "A High-Speed 2-bit/Cycle SAR ADC with Time-Domain Quantization," in *IEEE Transactions on Very Large-Scale Integration (VLSI) Systems*, vol. 26, no. 10, pp. 2175-2179, Oct. 2018, doi: 10.1109/TVLSI.2018.2837030.
- [13] Dharmireddy Ajaykumar, ISR, Murthy PHST, "Performance analysis of Tri-gate SOI FinFET structure with various fin heights using TCAD simulations," *JARDCS*, Vol-11(2) pp-1291-1298, 2019
- [14] H. Hongfei et al., "A 10b 42MS/s SAR ADC with Power Efficient Design," 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM), 2021, pp. 1-4, doi: 10.1109/ICICM54364.2021.9660351.
- [15] Ajaykumar Dharmireddy, Sreenivasa Rao Ijjada, I.Hemalatha "Performance Analysis of Various Fin Patterns of Hybrid Tunnel FET" *International Journal of Electrical and electronics research(IJEER)*, Vol.10 issue no.4, pp. 806-810, 2022

- [16] Jing Jing Lv, Hua Chen, Youngheng Shang, Li Ping Wang and Faxin Yu " Design of the new structure of SAR ADC" Information technology journal, Vo-13(4),2014.
- [17] Ajaykumar Dharmireddy and Sreenivasarao Ijjada (2023), Performance Analysis of Variable Threshold Voltage (ΔV_{th}) Model of Junction less FinTFET. IJEER 11(2), 323-327. 2023. DOI: 10.37391/IJEER.110211
- [18] B. Razavi, "The Design of a Bootstrapped Sampling Circuit [The Analog Mind]," in IEEE Solid-State Circuits Magazine, vol. 13, no. 1, pp. 7-12, Winter 2021, doi: 10.1109/MSSC.2020.3036143



© 2023 by the Chakradhar Adupa and Sreenivasarao Ijjada. Submitted for possible open access publication under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).