

Hybrid Design of Phase Frequency Detector Applied in Phase Locked Loop to Eliminate Dead and Blind Zones

F. Sh. Khalifa^{*1}, Hamid R. Alsanad², Ahmed Shakir Al-Hiti³, Yousif I. Al Mashhadany^{*4}, Takialddin Al Smadi⁵

^{*1,2,3}Department of Electrical Engineering, Faculty of Engineering, University of Anbar, Ramadi 31001, Iraq; f.sh.khalifa@uoanbar.edu.iq, ahmed.s.abd@uoanbar.edu.iq, hamid.radam@uoanbar.edu.iq,

⁴Biomedical Engineering Research Center, University of Anbar, Ramadi 31001, Iraq; yousif.mohammed@uoanbar.edu.iq

⁵Faculty of Engineering, Jerash University, Jerash, Jordan. dsmaditakialddin@gmail.com

***Correspondence:** Email: f.sh.khalifa@uoanbar.edu.iq; yousif.mohammed@uoanbar.edu.iq

ABSTRACT- This paper presents a hybrid design and simulation of a Phase Frequency Detector (PFD) which eliminates the effects of the blind and the dead zones for a charge-pump phase-locked loop (CP_PLL). These parameters limit the detection range of the PLL since they occur at zero and 2π phase differences respectively. Two XOR gates

conventional PFD. Two NAND gates and two edge-triggered D-flip-flops (DFFs) have been used to provide a reset path for a set of high-value outputs. The PFD works in three states: down (UP=0, DN=1), UP (UP=1, DN=0), and the third state, which is the initial state (UP=0, DN=0), as shown in figure 2(b).




Figure 2. (a) Design of PFD, (b) Finite state machine of PFD, (c) Waveform of PFD, and (d) Transfer characteristics of PFD.


Figure 2(c) shows the waveform assuming the CLK_{in} leading the CLK_{fb}. First, the outputs (UP and DN) are low state (0V). When a rising edge from CLK_{in} arrives, the upper DFF is turned on to move the PFD to the first state (UP=1, DN=0). When the feedback CLK_{fb} rises up after time (t_e) the lower DFF is triggered forcing the PFD to transfer to the second state (UP=1, DN=1). Having done that, the NAND gate output goes low resetting both DFFs and forcing the PFD to return to the initial condition. Figure 2(d) shows the output characteristics of the conventional PFD. This type of detector allows for a wide frequency locking range since it is linear over the range of -2π to 2π phase difference. PFD suffers from the presence of dead zone that occur near zero phase difference. Which can be defined as the maximum

4. METHODOLOGY

In this article, we proposed a new method to eliminate both dead and blind zones of conventional PFDs at the same time. Figure 6 and Figure 7 illustrate the block diagram and flowchart of the proposed method. For blind zone elimination, both PFD (UP and DN) outputs are input to XOR1. The output of this gate is the real phase difference after extracting different parts of the blind zone which can be estimated based on Eq. (5).

$$T_{BZ} = T_{DFF} + T_{RST} + 2t_d \quad (5)$$

The XOR gate is a level-sensitive device (needs to cross a threshold voltage V_T to change state) which causes a gate propagation delay (D) that leads to a dead zone equal to this delay. This delay can be used to count for the dead zone of the CP. To overcome this dead zone the DN channel is delayed by D and input with a direct UP channel to XOR1. The added Delay introduces a D blind zone at the maximum phase difference. To solve this blind zone the UP channel is also delayed by D and input with the direct DN channel to XOR2 [23]. The output of XOR1 and XOR2 are input with the UP and DN to AND1 and AND2 respectively to ensure that the lag channel is off during locking acquisition. Multisim 14.3 will be used to simulate the proposed system [24].







Figure 10. Corresponding waveforms of dead zone test using 10MHz input signal with zero phase difference. The outputs of XOR1 and XOR2 are pulses of the same width (D). During these pulses, no currents are supplied to the loop filter since both transistors are on during this time

For the blind zone test which occurs near 2π phase differences figure 11. The 10MHz (period = 100ns) has been applied to both inputs of both DFFs with the input to DFF2 being delayed by 100 ns. After the 100ns this channel enters the blind zone since it's pushed forward by the added delay (D) but it's insensitive to the second triggering edge. During this time the DN channel is still out of the blind zone since it's pulled back by the added delay (D). Up on the rising edge of this channel, the UP channel is triggered down. It can be seen from figure 11 that the outputs of XOR1 and XOR2 are equal to $(100ns + D)$ and $(100ns - D)$, respectively. Also, it can be seen that the output of AND1 is the same as that of XOR1 which drives the charge pump. The output of AND2 is zero since the lag channel has no contribution to CP since the corresponding transistor is off during this process. The figure shows that the second edge of the UP channel will be missed but during the next cycle the frequency of the VCO will change and a new process will be carried out. This ensures that the system is free of blind zone.



6. CONCLUSION

In this paper, we proposed a novel design of a phase frequency detector applied in PLL to eliminate the dead and blind zones. An improved structure of PFD by two XOR gates has been used to eliminate non-ideal effects such as dead and blind zones respectively. This technique extends the phase difference detection range and enhances the operating frequency of the PLL. Multisim 14.3 has been used to simulate the proposed system. The simulation system was tested using 10MHz input signal. The simulation results show the system is free of dead and blind zones. It was also tested for the range of (100 KHz-2.2 MHz), which achieved fast locking over the whole range. The proposed system will be implemented using TTL and ECL logic circuits to verify the simulation result for low and high frequencies respectively.

Acknowledgment: The University of Anbar / Biomedical Engineering Research Center provided help for the authors to finish their work, for which they are grateful.

Ethical approval: The present study does not require ethical approval.

Competing interests: The authors have no relevant financial or non-financial interests to disclose.

REFERENCES

- [1] S. V. Kulkarni and D. N. Gaonkar, "An investigation of PLL synchronization techniques for distributed generation sources in the grid-connected mode of operation," *Electric Power Systems Research*, vol. 223, p. 109535, 2023.
- [2] A. A. Hussien, Y. Al Mashhadany, K. S. Gaeid, M. J