Leakage current analysis for stack based Nano CMOS Digital Circuits
ABSTRACT
Due to the growing impact of subthreshold and gate leakage, static leakage is contributing more and more towards the power dissipation in deep submicron Nano CMOS technology. There have been many works on subthreshold leakage and techniques to reduce it, such as controlling the input vector to the circuit in standby mode, forcing stack and body bias control. In this tutorial paper we have reviewed the leakage current with change in drain source, gate and bulk voltages for 4 different submicron technologies using the latest PTM models. Simulation result shows the effect of gate leakage and subthreshold leakage in total leakage current for different input vectors for a stack of 3 Nano technology NMOS transistors, further analyzes also the subthreshold and total leakage variation with input vector in a stack of 4 Nano technology NMOS transistors.
Keywords: Leakage Current, Subthreshold Leakage Current, Gate Tunneling Leakage Current, Minimum leakage vector, Low power design, Digital CMOS Circuit.
Author(s): Pankaj Agrawal, Nikhil Saxena