I. J. of Electrical & Electronics Research
Research Article | 
Design Of Modified Data Driven Clock Gating And Look Ahead Clock Gating For Low Power
Author(s): V.Nirmaladevi* and Angel Prabha
Published In : International Journal of Electrical and Electronics Research (IJEER) Volume 6, issue 2
Publisher : FOREX Publication
Published : 25 may 2018
e-ISSN : 2347-470X
Page(s) : 32-36
Abstract
Clock signal is considered as an immense source of power dissipation in synchronous circuits because of large frequency and load. It does not carry any information but consumes high power at the switching activity which is to be avoided. So, by using clock gating we can save power by reducing unnecessary transition activity inside the gated module. Hence modified design of data driven clock gating and look ahead clock gating is designed to obtain the less power in the circuits. These two techniques are compared among them and by the results obtained through cadence virtuoso tool we can conclude that look ahead clock gating consumes low power, low noise response and higher performance.
Keywords: Multibit Flipflop, DDCG, LACG, Clock gating.
V.Nirmaladevi*, ME Scholar (Applied Electronics), Department of ECE, Anna University,Chennai, India; Email: nirmaladevi1995@gmail.com
Angel Prabha, Teaching Fellow, Department of ECE, Anna University,Chennai, India; Email: angelprabha29@gmail.com
-
[1] Hsu, Chih-Cheng, Mark Po-Hung Lin, and Yao-Tsung Chang, “Crosstalk-aware multi-bit flip-flop generation for power optimization,”Integr. VLSI J. vol. 48, pp. 146–157, 2015.
-
[2] C. Xu, P. Li, G. Luo, Y. Shi, and IH-R. Jiang, “Analytical clustering score with application to post-placement multi-bit flipflop merging,” in Proc. ACM Int. Symp. Phys. Design, 2015, pp. 93–100.
-
[3] S. Wimer and I. Koren, “Design flow for flip-flop grouping in data driven clock gating,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 4, pp. 771–778, Apr. 2014.
-
[4] Shmuel Wimer and Arye Albahari “A Look-Ahead Clock Gating Based on Auto-Gated Flip-Flops”, IEEE, 2014, Pp 1465-1472.
-
[5] Dr.Neelam R.Prakash and Akash,”Clock Gating for Dynamic power reduction in synchronous circuits”, IJETT, vol.4, issue 5, may2013.
-
[6] Dr.Neelam R.Prakash and Akash,”Clock Gating for Dynamic power reduction in synchronous circuits”, IJETT, vol.4, issue 5, may2013.
-
[7] S.-H. Wang, Y.-Y. Liang, T.-Y. Kuo, and W.-K. Mak, “Power-driven flip-flop merging and relocation,” in Proc. ISPD, 2011, pp. 107–114.
-
[8] W. Aloisi and R. Mita, “Gated-clock design of linear-feedback shift registers,” IEEE Trans. Circuits Syst., II, Brief Papers, vol. 55, no. 5,pp. 546–550, Jun. 2008.
-
[9] Qing Wu, Massoud Pedram and Xunwei Wu. “Clock-Gating and its Application to Low Power Design of Sequential Circuits”, IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications, Vol. 47, No. 103, March 2008.