FOREX Press I. J. of Electrical & Electronics Research
Support Open Access
  • Home/
  • IJEER-110320

Research Article |

Power Optimized VLSI Architecture of Distributed Arithmetic Based Block LMS Adaptive Filter

Author(s): Gangadharaiah S. L*, C. K Narayanappa, Divya M.N, Navaneet S and Dushyant N

Published In : International Journal of Electrical and Electronics Research (IJEER)        Volume 11, Issue 3

Publisher : FOREX Publication

Published : 23 September 2023

e-ISSN : 2347-470X

Page(s) : 766-772

DOI: https://doi.org/10.37391/ijeer.110320

Abstract

In this paper, we are presenting a power-efficient Distributed Arithmetic (DA) based Block Least Mean Square (BLMS) Adaptive Digital Filter (ADF). The proposed DA BLMS architecture proposes a shared area-efficient Multiplier Accumulate Block that calculates both the partial filter products and the weight increment terms in the same module. It also uses Multiplexers (MUX) and Demultiplexers (DEMUX) which passes only L out of N inputs, where N and L are the filter length and chosen block size respectively, into the MAC thus helping in achieving the DA functionality along with reduced power consumption. Also, efficient truncation of the obtained error and weight update terms is performed by being able to select the non-zero-bit part of the signal to be fed back. The entire architecture is driven by a single slow clock which reduces the power consumption of the device further. On comparing with the best existing DA BLMS Structures, the proposed architecture uses 15% lesser power, 14% lesser EPS according to ASIC Synthesis, and for a filter length of N=16 and a block size of L=4 respectively.

Keywords: Adaptive Filter, Block LMS, Least Mean square.




Gangadharaiah S. L*, VTU Research Centre, Department of Electronics and Communication, M. S. Ramaiah Institute of Technology, Visvesveraya Technological University, Belagavi -590018, India; Email: gdhar@msrit.edu

C. K Narayanappa, Department of Medical Electronics, M. S. Ramaiah Institute of Technology, Visvesveraya Technological University, Belagavi -590018, India; Email: c_k_narayanappa@msrit.edu

Divya M.N, School of Electronics and Communication Engg, REVA University, Kattigenahalli, Bangalore, India; Email: divya.mnl@reva.edu.in

Navaneet S, Department of Electronics and Communication, M. S. Ramaiah Institute of Technology, Visvesveraya Technological University, Belagavi -590018, India; Email: navaneets@gmail.com

Dushyant N, Department of Electronics and Communication, M. S. Ramaiah Institute of Technology, Visvesveraya Technological University, Belagavi -590018, India; Email: ndushyant46@gmail.com

    [1] S. Haykin and B. Widrow, Least-Mean-Square Adaptive Filters, NJ, Hoboken:Wiley-Interscience, 2003.
    [2] G. NagaJyothi and S. SriDevi, "Distributed arithmetic architectures for FIR filters-A comparative review," 2017 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), 2017, pp. 2684-2690, doi: 10.1109/WiSPNET.2017.8300250.
    [3] H. Jiang, L. Liu, P.P. Jonker, D.G. Elliott, F. Lombardi, J. Han, A high-performance and energy-efficient FIR adaptive filter using approximate distributed arithmetic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 66(1), 313–326 (2019).
    [4] M. T. Khan and R. A. Shaik, "Optimal Complexity Architectures for Pipelined Distributed Arithmetic-Based LMS Adaptive Filter," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 2, pp. 630-642, Feb. 2019, doi: 10.1109/TCSI.2018.2867291.
    [5] T.R. B, G. S. L and N. C K, "FPGA based Optimized LMS Adaptive Filter using Distributed Arithmetic," 2018 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), 2018, pp. 1863-1867, doi: 10.1109/RTEICT42901.2018.9012288.
    [6] Khan, Mohd. Tasleem and S. R. Ahamed. “A New High Performance VLSI Architecture for LMS Adaptive Filter Using Distributed Arithmetic.” 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2017): 219-224.
    [7] Prakash, M. S. and R. Shaik. “Low-Area and High-Throughput Architecture for an Adaptive Filter Using Distributed Arithmetic.” IEEE Transactions on Circuits and Systems II: Express Briefs 60 (2013): 781-785.
    [8] S.Akhter, S. Kumar and D. Bareja, "Design and Analysis of Distributed Arithmetic based FIR Filter," 2018 International Conference on Advances in Computing, Communication Control and Networking (ICACCCN), 2018, pp. 721-726, doi: 10.1109/ICACCCN.2018.8748322.
    [9] M. Surya Prakash and R. Shaik, "High performance architecture for LMS based adaptive filter using distributed arithmetic", Proc. ICICA, vol. 24, pp. 18-22, 2012-Mar.
    [10] B. K. Mohanty and P. K. Meher, "A High-Performance Energy-Efficient Architecture for FIR Adaptive Filter Based on New Distributed Arithmetic Formulation of Block LMS Algorithm," in IEEE Transactions on Signal Processing, vol. 61, no. 4, pp. 921-932, Feb.15, 2013, doi: 10.1109/TSP.2012.2226453.
    [11] D. J. Allred, H. Yoo, V. Krishnan, W. Huang, and D. V. Anderson, Jul. 2005, “LMS adaptive filters using distributed arithmetic for high throughput,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 7, pp. 1327–1337 .
    [12] P. K. Meher and S. Y. Park, "High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic", VLSI Symp. Tech. Dig., pp. 428-433, 2011-Oct.
    [13] Mohd. Tasleem Khan, Jitendra Kumar, Shaik Rafi Ahamed, Juhi Faridi, "Partial-LUT Designs for Low-Complexity Realization of DA-Based BLMS Adaptive Filter", Circuits and Systems II: Express Briefs IEEE Transactions on, vol. 68, no. 4, pp. 1188-1192, 2021.
    [14] Satpute, Nilesh S. et al. “LMS Algorithm and Distributed Arithmetic Based Adaptive FIR Filter with Low Area Complexity.” (2015).
    [15] Sangeetha and A. Kumar. “FPGA Implementation for Optimized Adaptive Filter Based on Distributed Arithmetic.” (2016).
    [16] K. Jebin Roy, R. Ramya, 2014, Adaptive FIR Filter based on Distributed Arithmetic and LMS Algorithm for Low-Area and Low-Power, INTERNATIONAL JOURNAL OF ENGINEERING RESEARCH & TECHNOLOGY (IJERT) Volume 03, Issue 02 (February 2014).
    [17] Sang Yoon Park, June 2013, “Low power, High Throughput, and Low-Area Adaptive FIR Filter Based on Distributed Arithmetic,”IEEE Transactions on circuits and systems-II: Express Briefs,Vol.60
    [18] Premananda B.S., Samarth S. Pai, Shashank B , Shashank S. Bhat “Design and Implementation of 8-Bit Vedic Multiplier” Vol. 2, Issue 12, December 2013.
    [19] MT Khan, RA Shaik, SP Matcha “Improved convergent distributed arithmetic based low complexity pipelined least-mean-square filter” IET Circuits, Devices & Systems 12 (6), 792-801
    [20] Prakash, S. and R. Shaik. “High Performance Architecture for LMS Based Adaptive Filter Using Distributed Arithmetic.”
    [21] Aishwarya C PG scholar and Mr. Vijaybhaskar R Assist. Prof. Anna University, RegionalCentre, Coimbatore, “Enhanced Pipelined Architecture for Adaptive FIR Filter Based on Distributed Arithmetic,” International Journal of Advanced Information Science and Technology (IJAIST) ISSN: 2319:2682 Vol.23, No23, March 2014.
    [22] R. Guo and L. S. DeBrunner, Sep. 2011, “Two high-performance adaptive filter implementation schemes using distributed arithmetic,” IEEE Trans. Circuits Syst. II, Exp. Brief s, vol. 58, no. 9, pp. 600–604.
    [23] C.S. Vinitha, R.K. Sharma, "Area and Energy-efficient Approximate Distributive Arithmetic architecture for LMS Adaptive FIR Filter", Emerging Technology (INCET) 2020 International Conference for, pp. 1-5, 2020.
    [24] Basant Kumar Mohanty, Sujit Kumar Patel, "Efficient very large-scale integration architecture for variable length block least mean square adaptive filter", Signal Processing IET, vol. 9, no. 8, pp. 605-610, 2015.
    [25] Khan M.T., Ahamed S.R. (2017) VLSI Implementation of Throughput Efficient Distributed Arithmetic Based LMS Adaptive Filter. In: Kaushik B., Dasgupta S., Singh V. (eds) VLSI Design and Test. VDAT 2017. Communications in Computer and Information Science, vol 711. Springer, Singapore. https://doi.org/10.1007/978-981-10-7470-7_3.
    [26] C. S. Vinitha and R. K. Sharma, "Area and Energy-efficient Approximate Distributive Arithmetic architecture for LMS Adaptive FIR Filter," 2020 International Conference for Emerging Technology (INCET), 2020, pp. 1-5, doi: 10.1109/INCET49848.2020.9154125.
[27] Uma A., Kalpana P., Naveen Kumar T. (2018) Design of DA-Based FIR Filter Architectures Using LUT Reduction Techniques. In: Nath V. (eds) Proceedings of the International Conference on Microelectronics, Computing & Communication Systems. Lecture Notes in Electrical Engineering, vol 453. Springer, Singapore. https://doi.org/10.1007/978-981-10-5565-2_20.
    [28] A. Tiwari, P. Kumar, and M. Tiwari, "High throughput adaptive block FIR filter using distributed arithmetic," 2016 1st India International Conference on Information Processing (IICIP), 2016, pp. 1-6, doi: 10.1109/IICIP.2016.7975385.
    [29] T. Pitchaiah, D. Lakshmi M and P. V. Sree Devi, "FPGA implementation of low area and delay efficient Adaptive Filter using Distributed Arithmetic," 2014 International Conference on Advances in Engineering & Technology Research (ICAETR - 2014), 2014, pp. 1-5, doi: 10.1109/ICAETR.2014.7012922.

Gangadharaiah S. L, C. K Narayanappa, Divya M.N, Navaneet S and Dushyant N (2023), Power Optimized VLSI Architecture of Distributed Arithmetic Based Block LMS Adaptive Filter. IJEER 11(3), 766-772. DOI: 10.37391/ijeer.110320.