Trade-off for Leakage Power Reduction in Deep Sub Micron SRAM Design
ABSTRACT
Present day electronic industry faces the major problem of standby leakage current, as the processor speed increases, there is requirement of high speed cache memory. SRAM being mainly used for cache memory design, several low power techniques are being used for SRAM cell design. Full CMOS 6T SRAM cell is the most preferred choice for digital circuits. This paper reviews various leakage power techniques used in 6T SRAM cell and their comparative study.
Keywords:CMOS; SRAM; SNM; DRV
Author(s):Tripti Tripathi, Dr. D. S. Chauhan, Dr. S. K. Singh