I. J. of Electrical & Electronics Research
Research Article | 
CORDIC Processors: A Comparative Perspective of Radix-8, Radix-4, and Radix-2
Author(s): K. Victor Rajesh1, K. Parvateesam2, Vella Satyanarayana3 and Sanjeev Kumar4
Published In : International Journal of Electrical and Electronics Research (IJEER) Volume 10, Issue 4
Publisher : FOREX Publication
Published : 18 October 2022
e-ISSN : 2347-470X
Page(s) : 872-876
Abstract
Some data streaming applications make use of digital signal processing (DSP). The DSP algorithms include transcendental functions like trigonometry, inverse trigonometry, logarithms, exponentials, and other functions in addition to the basic arithmetic operations of multiplication and division. By modifying a few simple parameters, it is relatively simple to generate a large range of functions, including logarithmic, exponential, and trigonometric ones. Since the CPU needs around n rounds to process n bits of incoming data, the CORDIC radix-2 causes a substantial amount of latency. Therefore, radix-4 (which is radix-4 plus one) and radix-8 (which is radix-8 plus one) may be used to reduce the amount of time needed for the calculation. As a result, the total iterations drop from n/2 to n/4. As simulated and synthesized, it was shown that the radix-8 design had a significantly higher power consumption, with greater throughput than the radix-2 and radix-4 Coordinate Rotational Digital Computer (CORDIC) designs with an additional area overhead. The new algorithm also reduces the amount of twiddle elements to a minimum while also simplifying the address generating process. A novel approach makes integrating FFT processors on single chips much easier. This approach is demonstrated to be notably efficient in procedures such as SVD or matrix triangularization, in which the calculation of the rotation angle is necessary.
Keywords: CORDIC, Radix-8, Radix-4, Radix-2, FFT, DSP.
K. Victor Rajesh, Department of ECE, Aditya College of Engineering & Technology, Surampalem, India; Email: kotavictorrajesh777@gmail.com
K. Parvateesam, Department of ECE, Aditya College of Engineering & Technology, Surampalem, India; Email: parvateesam.kunda@acet.ac.in
Vella Satyanarayana, Department of ECE, Aditya Engineering College, Surampalem, India; Email: vasece_vella@aec.edu.in
Sanjeev Kumar*, Department of ECE, Aditya Engineering College, Surampalem, India; Email: sanjeev.kumar@accendere.co.in
-
[1] Villalba, J., Zapata, E. L., Antelo, E., & Bruguera, J. D. (1998). Radix-4 vectoring cordic algorithm and architectures. Journal of VLSI signal processing systems for signal, image and video technology, 19(2), 127-147. [Cross Ref]
-
[2] Villalba, J., Arrabal, J. C., Zapata, E. L., Antelo, E., & Bruguera, J. D. (1996, August). Radix-4 vectoring CORDIC algorithm and architectures. In Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP'96 (pp. 55-64). IEEE.[Cross Ref]
-
[3] Aoki, T., Nogi, H., & Higuchi, T. (1997, November). High-radix CORDIC algorithms for VLSI signal processing. In 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing (pp. 183-192). IEEE. [Cross Ref]
-
[4] Antelo, E., Villalba, J., & Zapata, E. L. (2008). A low-latency pipelined 2D and 3D CORDIC processors. IEEE Transactions on Computers, 57(3), 404-417. [Cross Ref]
-
[5] Zhang, G., & Chen, F. (2004, September). Parallel FFT with CORDIC for ultra-wide band. In 2004 IEEE 15th International Symposium on Personal, Indoor and Mobile Radio Communications (IEEE Cat. No. 04TH8754) (Vol. 2, pp. 1173-1177). IEEE.[Cross Ref]
-
[6] Lin, C. H., & Wu, A. Y. (2005). Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for high-performance vector rotational DSP applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 52(11), 2385-2396.[Cross Ref]
-
[7] Wang, S., Piuri, V., & Swartzlander, E. E. (1996, August). A unified view of CORDIC processor design. In Proceedings of the 39th Midwest Symposium on Circuits and Systems (Vol. 2, pp. 852-855). IEEE. [Cross Ref]
-
[8] Brundana, M. S. S., Rajeswari, P. S. R., Sravani, N., & Kumar, S. (2021, April). Successive Approximation Compressor for Efficient FIR Filters in C-MOS VLSI Design. In 2021 6th International Conference for Convergence in Technology (I2CT) (pp. 1-4). IEEE. [Cross Ref]
-
[9] Nandini, A., Kumar, R. A., & Singh, M. K. (2021, October). Circuits Based on the Memristor for Fundamental Operations. In 2021 6th International Conference on Signal Processing, Computing and Control (ISPCC) (pp. 251-255). IEEE.[Cross Ref]
-
[10] Swee, K. L. S., & Hiung, L. H. (2012, June). Performance comparison review of Radix-based multiplier designs. In 2012 4th International Conference on Intelligent and Advanced Systems (ICIAS2012) (Vol. 2, pp. 854-859). IEEE.[Cross Ref]
-
[11] Kavitha, M. S., & Rangarajan, P. (2020). An efficient FPGA architecture for reconfigurable FFT processor incorporating an integration of an improved CORDIC and radix-2r algorithm. Circuits, Systems, and Signal Processing, 39(11), 5801-5829. [Cross Ref]
-
[12] Raut, G., Bhartiy, V., Rajput, G., Khan, S., Beohar, A., & Vishvakarma, S. K. (2019, July). Efficient low-precision cordic algorithm for hardware implementation of artificial neural network. In International Symposium on VLSI Design and Test (pp. 321-333). Springer, Singapore. [Cross Ref]
-
[13] Duprat, J., & Muller, J. M. (1993). The CORDIC algorithm: new results for fast VLSI implementation. IEEE Transactions on Computers, 42(2), 168-178.[Cross Ref]
-
[14] Hu, X., Harber, R. G., & Bass, S. C. (1991). Expanding the range of convergence of the CORDIC algorithm. IEEE Computer Architecture Letters, 40(01), 13-21.[Cross Ref]
-
[15] Hu, Y. H., & Naganathan, S. (1993). An angle recoding method for CORDIC algorithm implementation. IEEE Transactions on Computers, 42(1), 99-102.[Cross Ref]
-
[16] Sharma, N. K., Rathore, S., & Khan, M. R. (2020, January). A comparative analysis on coordinate rotation digital computer (CORDIC) algorithm and its use on computer vision technology. In 2020 First International Conference on Power, Control and Computing Technologies (ICPC2T) (pp. 106-110). IEEE. [Cross Ref]
-
[17] M. R. Ezilarasan and J. Britto Pari, A. Dahir Alramadan and M. AL-Shakban (2022), An Optimized Pipeline Based Blind Source Separation Architecture for FPGA Applications. IJEER 10(3), 632-638. DOI: 10.37391/IJEER.100336.[Cross Ref]
K. Victor Rajesh, K. Parvateesam, Vella Satyanarayana and Sanjeev Kumar (2022), CORDIC Processors: A Comparative Perspective of Radix-8, Radix-4, and Radix-2. IJEER 10(4), 872-876. DOI: 10.37391/IJEER.100420.