I. J. of Electrical & Electronics Research
Research Article | 
Design and Speed Analysis of Low Power Single and Double Edge Triggered Flip Flop with Pulse Signal Feed-Through Scheme
Author(s): R. Gomathi1, S. Gopalakrishnan2, S. Ravi Chand3, S. Selvakumaran4, J. Jeffin Gracewell5 and Kalivaraprasad B.6
Published In : International Journal of Electrical and Electronics Research (IJEER) Volume 10, Issue 4
Publisher : FOREX Publication
Published : 15 December 2022
e-ISSN : 2347-470X
Page(s) : 1107-1114
Abstract
Flip flop is a fundamental electrical design component. Most electrical designs incorporate memory and their corresponding designs. The consumer electronics or end users need mobility and extended battery backup to enhance design performance. The focus on any parameter in the system is to maximize the performance of the design. Here the task is to reduce the energy use of flip flop. Due to the increased frequency clock delivered to the networks within the design, the edge or level triggered by a flip flop will contribute to power consumption. Due to the short circuit power consu mption between ground and Vdd, the static design of the flip flop will increase power consumption. The flip flop is dynamically designed and implemented, leading to higher leakage power. Dynamic clock implementation helps for short-circuit power avoidance. It also provides greater download channel to the ground from output. The clocking system also demands more power. With the TSPC technology and output feedback, the suggested mechanic will increase the performance of the flip flop and establish the Pull-up network. The PMOS that contains the output node X value. The use of an additional NMOS transistor to draw the output value down to the ground, regardless of the input, so that the input runs on the discharge path that improves power, however the pulsed clock which has a smaller width than normal clock as well about 15% high.
Keywords: True Single-Phase Clock, Static conditional discharge Flip Flop, Low Power, Edge Triggered.
R. Gomathi*, Assistant Professor, Department of Electronics and Communication Engineering, University College of Engineering, Dindigul-624622, Tamilnadu, India; Email: gomathiaudece@gmail.com
S. Gopalakrishnan, Associate Professor, Department of Electronics and Communication Engineering, Veltech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, Chennai-600062,Tamil Nadu, India; Email: drsgk85@gmail.com
S. Ravi Chand, Professor, Department of Electronics and Communication Engineering, Nalla Narasimha Reddy Education Society’s Group of Institutions- Integrated Campus, Hyderabad-500088, Telangana, India; Email: ravichandsankuru1@gmail.com
S. Selvakumaran, Professor, Department of Electrical and Electronics Engineering, PSNA College of Engineering and Technology, Dindigul-624622, Tamil Nadu, India; Email: selvakumaran1977@gmail.com
J. Jeffin Gracewell, Assistant Professor, Department of Electronics and Communication, Saveetha Engineering College, Chennai, Tamil Nadu 602105, India; Email: jgracewell02@gmail.com
Kalivaraprasad B., Assistant Professor, Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, Greenfield’s, Vaddeswaram, Andhra Pradesh 522302 India; Email: baditakali@gmail.com
-
[1] Kawaguchi, H.; Sakurai, T.A Reduced Clock-Swing Flip-Flop (RCSFF) for 63% Power Reduction. I.E.E.E. J. Solid State Circuits May1998, 33 (5), 807–811. DOI: 10.1109/4.668997.[Cross Ref]
-
[2] S.Ravi Chand, K.V.Ganesh, M.Sailaja On-Chip Generation of Accumulator Based 3- Weighted Test Pattern Generation for Synchronous VLSI Circuits” IJAER, Vol 2015, ISSN: 0973-4562, 10 (1), online ISSN 1087-1090[Cross Ref]
-
[3] Chen, K.A 77% Energy saving 22-Transistor Single Phase Clocking D flip- Flop with Adoptive – Coupling Configuration in 40 nm CMOS. In Proceedings of the IEEE Interface Solid-State Circuits Conference, November 2019, pp 338–339.[Cross Ref]
-
[4] Consoli, E.; Alioto, M.; Palumbo, G.; Rabaey, J.Conditional Push pull pulsed Latch with 726 f Jops Energy Delay Product in 65 nm CMOS. In Proceedings of the IEEE Interface Solid-State Circuits Conference, February 2020, pp 482–483.[Cross Ref]
-
[5] S. RaviChand, Dr.M.Sailaja, Dr.T.Madhu, Fault Tolerant Multicore Architecture with Hardware Reconfigurable Unit‟ published in SYLWAN JOURNAL, Poland 2017 ISSN: 0039-7660, 161 (8).[Cross Ref]
-
[6] S.Ravi Chand, Dr.M.Sailaja, Dr.T.Madhu. SRAM Based Fault Tolerant Technique for Detection of Transient Errors in Processors through P T Logic” published in International Journal of Computer Applications (IJCA) USA, October2017, IJCA, Volume 176 ISSN: 0975–8887-No.3.[Cross Ref]
-
[7] S tojanovic, V.; O klobdzija, V. G. Comparative Analysis of Master slave latches and Flip-Flops for High-Performance and Low-Power Systems. I.E.E.E. J. Solid State CircuitsApril1999, 34 (4), 536–548. DOI: 10.1109/4.753687[Cross Ref]
-
[8] S. Ravi Chand, Dr.M.Sailaja, Dr.T.Madhu. Design and Analysis of Transient Fault Tolerance in SRAM with Different NT Techniques‟ IJCA; October 2016,Volume 151 – No.3, ISSN: 0975 – 8887[Cross Ref]
-
[9] S. Ravi Chand, Dr.M.Sailaja, Dr.T.Madhu. Fault Diagnosis for Using Tpg Low Power Dissipation and High Fault Coverage, I.E.E.E. Conference Publications Pages; Vols. 1–5, p 978-1-4244-5967-4/10/$26.00 ©2010 IEEE. DOI: 10.1109/ICCIC.2010.5705884.[Cross Ref]
-
[10] Alioto, M.; Consoli, E.; Palumbo, G. General Strategies to Design Nanometer Flip-Flops in the Energy-Delay Space. IEEE Trans. Circuits Syst. IJuly2010, 57 (7), 1583–1596. DOI: 10.1109/TCSI.2009.2033538.[Cross Ref]
-
[11] Alioto, M.; Consoli, E.; Palumbo, G. Flip-Flop Energy/Performance versus Clock Slope and Impact on the Clock Network Design. IEEE Trans. Circuits Syst. IJune2010, 57 (6), 1273–1286. DOI: 10.1109/TCSI.2009.2030113.[Cross Ref]
-
[12] Alioto, M.; Consoli, E.; Palumbo, G. Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I - Methodology and Design Strategies. I.E.E.E. Trans. Very Large Scale Integr. (VLSI) Syst.May2011, 19 (5), 725–736.[Cross Ref]
-
[13] Alioto, M.; Consoli, E.; Palumbo, G. Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II - Results and Figures of Merit. I.E.E.E. Trans. Very Large Scale Integr. (VLSI)Syst.May2011, 19 (5), 737–750.[Cross Ref]
-
[14] Bai-Sun Kong; Sam-Soo Kim; Young-Hyun Jun. Conditional- Capture Flip-Flop for Statistical Power Reduction. I.E.E.E. J. Solid State CircuitsAugust2001, 36 (8), 1263–1271. DOI: 10.1109/4.938376.[Cross Ref]
-
[15] Shilpa K.C, Lakshminarayana C, "Optimized Low Power Dual Edge Triggered Flip-flop with Speed Enhancement", International Journal of Image, Graphics and Signal Processing (IJIGSP), Vol.14, No.1, pp. 50-63, 2022.DOI: 10.5815/ijigsp.2022.01.05[Cross Ref]
-
[16] Dasari Ramanna and V. Ganesan (2022), Low-Power VLSI Implementation of Novel Hybrid Adaptive Variable-Rate and Recursive Systematic Convolutional Encoder for Resource Constrained Wireless Communication Systems. IJEER 10(3), 523-528. DOI: 10.37391/IJEER.100320.[Cross Ref]
-
[17] Hyogeun An, Sudong Kang, Guard Kanda and Prof. Kwangki Ryoo (2022), 128-Bit LEA Block Encryption Architecture to Improve the Security of IoT Systems with Limited Resources and Area. IJEER 10(2), 245-249. DOI: 10.37391/IJEER.100232.[Cross Ref]
-
[18] B. Murali Krishna, Chella Santhosh, S.K. Khasimbee (2022), FPGA Implementation of High-Performance s-box Model and Bit-level Masking for AES Cryptosystem. IJEER 10(2), 171-176. DOI: 10.37391/IJEER.100221.[Cross Ref]
R. Gomathi, S. Gopalakrishnan, S. Ravi Chand, S. Selvakumaran, J. Jeffin Gracewell, Kalivaraprasad. B. (2022), Design and Speed Analysis of Low Power Single and Double Edge Triggered Flip Flop with Pulse Signal Feed-Through Scheme. IJEER 10(4), 1107-1114. DOI: 10.37391/IJEER.100456.