FOREX Press I. J. of Electrical & Electronics Research
Support Open Access
  • Home/
  • IJEER-110248

Research Article |

High Switching Speed and Low Power Applications of Hetro Junction Double Gate (HJDG) TFET

Author(s): Ajaykumar Dharmireddy1* and Sreenivasarao Ijjada2

Published In : International Journal of Electrical and Electronics Research (IJEER)        Volume 11, Issue 2,   Special Issue on Mobile Computing assisted by Artificial Intelligent for 5G/6G Radio Communication

Publisher : FOREX Publication

Published : 30 June 2023

e-ISSN : 2347-470X

Page(s) : 596-600

DOI: https://doi.org/10.37391/ijeer.110248

Abstract

Tunnel field effect transistor (TFET) technology is unique of the prominent devices in low power applications. The band-to-band tunnel switching mechanism is sets TFET apart from traditional MOSFET technology. It helps to reduce leakage currents. The major advantage is the Sub threshold slope smaller than 60mv/decade. Newer technologies are expected to change the gate, architectures, channel materials and transport mechanisms. In this point of view tunnel FET has to play the most imminent role in the least leakage current and also need to overcome limitations of drive current in TFET. The proposed model of hetero junction double gate TFET has attain superior ON state current, low off-state current and better steeper slope i.e., 4.94 x10-5A/µm, 32.3 x10-17A/µm 28.3mv/decade as compared with single gate hetero junction TFET and conventional device. This proposed design suitable for high switching speed and low power application.

Keywords: TFET, Band to band tunnel, Sub-threshold slope, Hetero junction, Double Gate TFET, ON-sate current.




Ajaykumar Dharmireddy*, Department of Electronics and Communication Engineering, GITAM (Deemed to be University), Visakhapatnam, India; Email: ajaybabuji@gmail.com

Sreenivasarao Ijjada, Department of Electronics and Communication Engineering, GITAM (Deemed to be University), Visakhapatnam, India; Email: sijjada@gitam.edu

    [1] Matthias Schmidt, Anna Schäfer, Renato A. Minamisawa, Dan Buca, Stefan Trellenkamp, Jean-Michel Hartmann, Qing-Tai Zhao, and Siegfried Mantl, “Line and Point Tunneling in Scaled Si/SiGeHeterostructure TFETs” IEEE Electron Device Letters, Vol. 35, No. 7, July 2014. [Cross Ref]
    [2] D.A.kumar , M. S.Babu, S.RaoIjjada. "SS < 30 mV/dec; Hybrid tunnel FET 3D analytical model for IoT applications", Materials Today: Proceedings, Nov. 2020. [Cross Ref]
    [3] AbhishekAcharya ,SudebDasgupta and BulusuAnand “A novel VDSAT extraction method for tunnel FETs and its implication on analogDesign”IEEE Transactions On Electron Devices, Vol. 64, No. 2,pp. 629-633, February 2017. [Cross Ref]
    [4] Anjana Devi N, Kumar DA “Doping and Dopingless III-V Tunnel FETs:Investigations on reasons for ON-current improvement” International Conference on Recent challenges in Engineering science and Technology,2021.
    [5] DharmireddyAjaykumar, ISR, Murthy P.H.S.T, “performance analysis of Tri-gate SOI FinFET structure with various fin heights using TCAD simulations”, JARDCS,Vol-11(2)pp-1291-1298,2019.
    [6] C. Sandow et al., “Impact of electrostatics and doping concentration on the performance of silicon tunnel field-effect transistors,” Solid-State Electron., vol. 53, no. 10, pp. 1126–1129, Oct. 2009. [Cross Ref]
    [7] Matthias Schmidt, Anna Schäfer, Renato A. Minamisawa, Dan Buca, Stefan Trellenkamp, Jean-Michel Hartmann, Qing-Tai Zhao, and Siegfried Mantl, “Line and Point Tunneling in Scaled Si/SiGeHeterostructure TFETs” IEEE ELECTRON DEVICE LETTERS, VOL. 35, NO. 7, JULY 2014. [Cross Ref]
    [8] AjaykumarDharmireddy, Ijjada S.R “A Novel Design of SOI-based Fin Gate TFET” 2021 2nd Global Conference for Advancement in Technology (GCAT), 3 Nov.2021, IEEE, Bangalore, India. 2021. [Cross Ref]
    [9] E.-H. Toh, G. H. Wang, L. Chan, G. Samudra, and Y.-C.Yeo, “Device physics and guiding principles for the design of double-gate tunneling field effect transistor with silicon–germanium source heterojunction,” Appl. Phys. Lett., vol. 91, no. 24, pp. 243505-1–243505-3, Dec. 2007. [Cross Ref]
    [10] CostinAnghel, Hraziia, Anju Gupta, Amara, Andrei Vladimirescu “30-nm Tunnel FET With Improved Performance and Reduced ambipolarCurrent”,IEEE Transactions On Electron Devices, Vol. 58, No. 6, June 2011. [Cross Ref]
    [11] K.-H. Kao et al., “Optimization of gate-on-source-only tunnel FETs with counter-doped pockets,” IEEE Trans. Electron Devices, vol. 59, no. 8, 2070–2077,2012. [Cross Ref]
    [12] Woojin Park, Amir N. Hanna,Arwa T. Kutbee, and Muhammad M. Hussain “In-line Tunnel Field Effect Transistor: Drive Current Improvement”in IEEE Journal of the Electron Devices Society • June 2018. [Cross Ref]
    [13] X. Wang, Z. Tang, L. Cao, J. Li and Y. Liu, "Gate Field Plate Structure for Subthreshold Swing Improvement of Si Line-Tunneling FETs," in IEEE Access, vol. 7, pp. 100675-100683, 2019, doi: 10.1109/ACCESS.2019.2928692. [Cross Ref]
    [14] Jyi-Tsong Lin, Tzu-Chi Wang et al., “Characteristics of Recessed-Gate TFETs With Line Tunneling” Computer science Engg., IEEE transaction of electron devices, Feb 2018. [Cross Ref]
    [15] AjaykumarDharmireddy and S. R. Ijjada, "Design of Low Voltage-Power: Negative capacitance Charge Plasma FinTFET for AIOT Data Acquisition Blocks," 2022 International Conference on Breakthrough in Heuristics and Reciprocation of Advanced Technologies, pp. 144-149, 2022. [Cross Ref]
    [16] D.K. Schroder, Semiconductor Material and Device Characterization. New York, NY, USA: Wiley, 2006, chapter. 5.
    [17] Muhammad Elgamal, Mostafa Fedawy. "Optimizing Gate-on-Source Overlapped TFET Device Parameters by Changing Gate Differential Work Function and Overlap Dielectric”, 2019 International Conference on Innovative Trends in Computer Engineering (ITCE), 2019. [Cross Ref]
    [18] AjaykumarDharmireddy, S.R.Ijjada et al., “Rad-Hard Model SOI FinTFET for Spacecraft Application”6th international conference on Micro-electronics, Electromagnetics and Tele communications (ICMEET). 27th ,28th Aug 2021. [Cross Ref]
    [19] AjaykumarvDharmireddy, Sreenivasa Rao Ijjada, I.Hemalatha ,CH.Madhava Rao “ Surface Potential Model of Double Metal Fin Gate Tunnel FET” Mathematical Statistician and Engineering Applications ,Vol.71 issue no.3,pp. 1044–1060, 2022.
    [20] AjaykumarvDharmireddy, Sreenivasa Rao Ijjada, I.Hemalatha“ Performance Analysis of Various Fin Patterns of Hybrid Tunnel FET” International journal of electrical and electronics research(IJEER) ,Vol.10 issue no.4,pp. 806–810, 2022. [Cross Ref]
    [21] Chun-Hsing Shih and Nguyen Dang Chien “Design and Modeling of Line-Tunneling Field-Effect Transistors Using Low-Bandgap Semiconductors”IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 6, pp.1907-1913., JUNE 2014. [Cross Ref]
    [22] PG Der Agopian, JA Martino, A Vandooren, R Rooyackers, E Si “Study of line-TFET analog performance comparing with other TFET and MOSFET architectures” Solid-State Electronics 128, 43-47. [Cross Ref]

Ajaykumar Dharmireddy and Sreenivasarao Ijjada, High Switching Speed and Low Power Applications of Hetro Junction Double Gate (HJDG) TFET. IJEER 11(2), 596-600: 10.37391/ijeer.110248.