FOREX Press I. J. of Electrical & Electronics Research
Support Open Access
  • Home/
  • IJEER-110308

Research Article |

Design and Implementation of a Bootstrap-based Sample and Hold Circuit for SAR ADC Applications

Author(s): Chakradhar Adupa* and Sreenivasarao Ijjada

Published In : International Journal of Electrical and Electronics Research (IJEER)        Volume 11, Issue 3

Publisher : FOREX Publication

Published : 10 August 2023

e-ISSN : 2347-470X

Page(s) : 689-695

DOI: https://doi.org/10.37391/ijeer.110308

Abstract

The resolution and conversion speed of an Analog to Digital converter (ADCs) strongly depends on how efficiently Sampling and Hold (S&H) circuit handles the amplitude skewing of the input analog signal. In this article, a novel S&H circuit has been proposed to handle the errors produced because of amplitude skewing. This circuit has two different paths for sampling and holds process and avoids the non-ideal effects seen in most of the recent literature. In portable applications, the restrictions on the available power and the importance of the quality of digital data are taken as a challenge. To make SAR-ADC more power efficient, all blocks should be designed with low-power techniques. Here, the sample and hold block need to be designed to the optimized power level, operate supply of 3.3V, implemented with SCL 0.18µm process, operating at a sampling rate of 10MHz with the power of 0.425mW.

Keywords: Analog to Digital Converter (ADC), Digital to Analog Converter (DAC), Successive Approximation Register SAR, Mega Sample Per Second (MSPS), Signal to Noise Distortion Ratio (SNDR).




Chakradhar Adupa*, Department of Electrical Electronics and Communication Engineering, GITAM (Deemed to be University), Visakhapatnam, India; Email: chakradhar.a@sru.edu.in

Sreenivasarao Ijjada, Department of Electrical Electronics and Communication Engineering, GITAM (Deemed to be University), Visakhapatnam, India; Email: sijjada@gitam.edu

    [1] Dharmireddy.Ajaykumar, M. S.Babu, S.Rao Ijjada. "SS < 30 mV/dec; Hybrid tunnel FET 3D analytical model for IoT applications", Materials Today: Proceedings, Nov. 2020. [Cross Ref]
    [2] Y. Zhou, B. Xu, and Y. Chiu, "A 12-bit 160 MS/s Two-Step SAR ADC with Background Bit-Weight Calibration Using a Time-Domain Proximity Detector," in IEEE Journal of Solid-State Circuits, vol. 50, no. 4, pp. 920-931, April 2015, doi: 10.1109/JSSC.2014.2384025. [Cross Ref]
    [3] J. Zhong, Y. Zhu, C. -H. Chan, S. -W. Sin, S. -P. U. and R.P. Martins, "A 12b 180MS/s 0.068mm2 With Full- Calibration-Integrated Pipelined-SAR ADC," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 7, pp. 1684-1695, July 2017, doi: 10.1109/TCSI.2017.2679748. [Cross Ref]
    [4] T. Rabuske and J. Fernandes, "A SAR ADC With a MOS- CAP-DAC," in IEEE Journal of Solid-State Circuits, vol. 51, no. 6, pp. 1410-1422, June 2016, doi: 10.1109/JSSC.2016.2548486. [Cross Ref]
    [5] H. Nasiri, C. Li and L. Zhang, "Ultra-Low Power SAR ADC Using Statistical Characteristics of Low-Activity Signals," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 30, no. 9, pp. 1319-1331, Sept. 2022, doi: 10.1109/TVLSI.2022.3187659. [Cross Ref]
    [6] B. S. Rikan, A. Hejazi, D. Choi, R. E. Rad, Y. Pu, and K. -Y. Lee, “12-Bit 5 MS/s SAR ADC with Split Type DAC for BLE," 2021 18th International SoC Design Conference (ISOCC), 2021, pp.125-126, doi: 10.1109/ISOCC53507.2021.9613993. [Cross Ref]
    [7] Ajaykumar Dharmireddy and S. R. Ijjada, "Design of Low Voltage-Power: Negative capacitance Charge Plasma FinTFET for AIOT Data Acquisition Blocks," 2022 International Conference on Breakthrough in Heuristics and Reciprocation of Advanced Technologies, pp. 144-149,2022. [Cross Ref]
    [8] Song, J. Jun, and C. Kim, “A 0.5 V 10-bit 3 MS/s SAR ADC with Adaptive-Reset Switching Scheme and Near- Threshold Voltage-Optimized Design Technique," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 7, pp. 1184-1188, July 2020, doi: 10.1109/TCSII.2019.2935168. [Cross Ref]
    [9] H. Hongfei et al., “A 10b 42MS/s SAR ADC with Power Efficient Design," 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM), Nanjing, China, 2021, pp. 1-4, doi: 10.1109/ ICICM54364. 2021. 9660351. [Cross Ref]
    [10] D. Verma et al., “A Design of 8 fJ/Conversion-Step 10-bit 8MS/s Low Power Asynchronous SAR ADC for IEEE 02.15.1 IoT Sensor-Based Applications," in IEEE Access, vol. 8, pp. 85869-85879, 2020, doi: 10.1109/ACCESS.2020.2992750. [Cross Ref]
    [11] Y. -H. Chung and J. -T. Wu, “A 16-mW 8-Bit 1-GS/s Digital-Sub ranging ADC in 55-nm CMOS," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 23, no. 3, pp. 557-566, March 2015, doi: 10.1109/TVLSI.2014.2312211. [Cross Ref]
    [12] L. Qiu, C. Yang, K. Wang, and Y. Zheng, "A High-Speed 2- bit/Cycle SAR ADC with Time-Domain Quantization," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 26, no. 10, pp. 2175-2179, Oct. 2018, doi: 10.1109/TVLSI.2018.2837030. [Cross Ref]
    [13] Dharmireddy Ajaykumar, ISR, Murthy PHST, “Performance analysis of Tri-gate SOI FinFET structure with various fin heights using TCAD simulations," JARDCS, Vol-11(2) pp-1291-1298,2019.
    [14] H. Hongfei et al., “A 10b 42MS/s SAR ADC with Power Efficient Design," 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM), 2021, pp. 1-4, doi: 10.1109/ICICM54364.2021.9660351.[Cross Ref]
    [15] Ajaykumar Dharmireddy, Sreenivasa Rao Ijjada, I.Hemalatha“ Performance Analysis of Various Fin Patterns of Hybrid Tunnel FET” International Journal of Electrical and electronics research(IJEER), Vol.10 issue no.4, pp. 806–810, 2022. [Cross Ref]
    [16] Jing Jing Lv, Hua Chen, Youngheng Shang,Li.Ping Wang and Faxin Yu " Design of the new structure of SAR ADC” Information technology journal, Vo-13(4),2014. [Cross Ref]
    [17] Ajaykumar Dharmireddy and Sreenivasarao Ijjada (2023), Performance Analysis of Variable Threshold Voltage (ΔVth) Model of Junction less FinTFET. IJEER 11(2), 323-327. 2023. DOI: 10.37391/IJEER.110211. [Cross Ref]
    [18] B. Razavi, "The Design of a Bootstrapped Sampling Circuit [The Analog Mind]," in IEEE Solid-State Circuits Magazine, vol. 13, no. 1, pp. 7-12, Winter 2021, doi: 10.1109/MSSC.2020.3036143. [Cross Ref]

Chakradhar Adupa and Sreenivasarao Ijjada (2023), Design and Implementation of a Bootstrap-based Sample and Hold Circuit for SAR ADC Applications. IJEER 11(3), 689-695. DOI: 10.37391/ijeer.110308.