I. J. of Electrical & Electronics Research
Research Article | 
Design and Analysis of Ultra-low Power Voltage Controlled Oscillator in Nanoscale Technologies
Author(s): Priyanka kumari B.S* and Dr. Sobhit Saxena
Published In : International Journal of Electrical and Electronics Research (IJEER) Volume 12, Issue 1
Publisher : FOREX Publication
Published : 15 January 2024
e-ISSN : 2347-470X
Page(s) : 12-19
Abstract
In latest wired and wireless communication equipment, VCO (voltage-controlled oscillator) is the major building block and particularly used as the stable high frequency clock generator. VCO performance is measured through frequency range, power supply used, area occupied, power consumption, delay, and phase noise. VCO is the cascaded of odd number of inverter stages in a ring format, hence it is also articulated as a ring oscillator. Today’s portable communication devices are battery operated. Hence, low power and area efficient designs play a key role in battery life enhancement and device size reduction. Device scaling improves the effective silicon area utilization, but it leads to more leakages. Therefore, low power techniques along with the technology scaling is the best way of low power designs. In this article, discussed various low power schemes. The ring oscillator designs are carried out in various nano meter scaled technologies such as 180nm, 90nm,65nm and 45nm. A 5-stage ring oscillator is implemented in each technology along with low power schemes, simulated in Cadence virtuoso, and noted power, delay, and area. Observed that the proposed ring oscillator with sleepy keeper technique generated a stable frequency of oscillations in the range of 1GHz-2GHz. A control voltage of 1.8V to 0.4V is applied and targeted the power less than 30mW and delay in 0.25p sec.
Keywords: Ring oscillator VCO, CMOS inverter, low power schemes, PLL .
Priyanka kumari B.S*, School of Electronics and Electrical Engineering, Lovely Professional University, Phagwara, Punjab, India; Email: priyakabelede@gmail.com
Dr. Sobhit Saxena, School of Electronics and Electrical Engineering, Lovely Professional University, Phagwara, Punjab, India ; Email: sobhit.23364@lpu.co.in
-
[1] Venkata Nandini V and Sruthi suman, “Performance characterization for high frequency CMOS voltage control ring oscillators”, Journal of Physics: Conference Series, 1804,012180, 2021.doi:10.1088/1742-6596/1804/1/012180. [CrossRef]
-
[2] Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., And Yamada, J., “1-V Power Supply High-speed Digital Circuit Technology with Multi Threshold-Voltage CMOS,” IEEE Journal of Solis-State Circuits, vol. 30, no. 8, pp. 847–854, August 1995. [CrossRef]
-
[3] J. C. Park and V. J. Mooney III, "Sleepy Stack Leakage Reduction," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 14, no. 11, pp. 1250-1263, 2006, doi: 10.1109/TVLSI.2006.886398. [CrossRef]
-
[4] Ajaykumarv Dharmireddy, Sreenivasa Rao Ijjada, I. Hemalatha“Performance Analysis of Various Fin Patterns of Hybrid Tunnel FET” International journal of electrical and electronics research(IJEER) ,Vol.10(4), pp. 806–810, 2022. [CrossRef]
-
[5] Vijay Kumar Sharma, “A survey of leakage reduction techniques in CMOS digital circuits for nanoscale regime”, Australian Journal of Electrical and Electronics Engineering, 2021. DOI: 10.1080/ 1448837X.2021.1966957. [CrossRef]
-
[6] Dharmireddy Ajaykumar, ISR, Murthy P.H.S.T, “performance analysis of Tri-gate SOI FinFET structure with various fin heights using TCAD simulations”, JARDCS, Vol-11(2) pp-1291-1298, 2019.
-
[7] Huang, K. and Wentzloff, D., "A 1.2-MHz 5.8µW temperature compensated relaxation oscillator in 130-nm CMOS", IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 61(5), 334-338, 2014. [CrossRef]
-
[8] S. Kim and V. Mooney, “The Sleepy Keeper Approach: Methodology, Layout and Power Results for a 4-bit Adder,” Technical Report GITCERCS06-03, Georgia Institute of Technology, 2006.
-
[9] Filanovsky, I. and Allam, A., "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 48(7), pp.876-884,2001. [CrossRef]
-
[10] Ajaykumar Dharmireddy and Sreenivasa rao Ijjada, “Performance Analysis of Variable Threshold Voltage (ΔVth) Model of Junction less FinTFET”, IJEER, 11(2), pp.323-327, 2023. DOI: 10.37391/ IJEER.110211. [CrossRef]
-
[11] Cancio Monteiro and Yasuhiro Takahashi, “Ultra-Low-Power FinFETs-Based TPCA-PUF Circuit for Secure IoT Devices”, journal of sensors, 2021. [CrossRef]
-
[12] Nour El I. Boukortt, Trupti Ranjan Lenka, Salvatore Patanè and Giovanni Crupi, “Effects of Varying the Fin Width, Fin Height, Gate Dielectric Material, and Gate Length on the DC and RF Performance of a14-nm SOI FinFET Structure”, MDPI Electronics 2022. [CrossRef]
-
[13] Saurabh Sinha, Brian Cline, Greg Yeric, Vikas Chandra, Yu Cao “Design Benchmarking to 7nm with Fin-FET Predictive Technology Models” ISLPED’12, July 30–August 1, 2012, Redondo Beach, California. [CrossRef]
-
[14] N. Collaert, A. Dixit, M. Goodwin, K. G. Anil, R. Rooyackers, B. Degroote, L. H. A. Leunissen, A.Veloso, R. Jonckheere, K. De Meyer, “A Functional 41-Stage Ring Oscillator Using Scaled FinFET Devices With 25-nm Gate Lengths and 10-nm Fin Widths Applicable for the 45-nm CMOS Node” IEEEELECTRON DEVICE LETTERS, VOL. 25(8), pp.568-570,2004. [CrossRef]
-
[15] Lourts Deepak A., Likhitha Dhulipalla, Chaitra S.K., Chand Basha Shaik “Designing of FinFET based 5-Stage and 3-Stage Ring Oscillator High Frequency Generation in 32nm” IEEE- International Conference on Advances In Engineering, Science And Management (ICAESM -2012), pp.222-227,2012. [CrossRef]
-
[16] Ajaykumar Dharmireddy, Sreenivasa Rao Ijjada “High Switching Speed and Low Power Applications of Hetro Junction Double Gate (HJDG) TFET” IJEER, Vol.11(2), pp. 596–600, 2023. [CrossRef]
-
[17] Dr.Sreenivasa Rao Ijjada, B.Ramparamesh, Dr.V.Malleswara Rao, “Reduction of Power Dissipation in Logic Circuits”, International Journal of Computer Applications(IJCA), Vol. 24 (6) pp. 10-14, 2011. [CrossRef]
-
[18] D.Sudha,CH. Santhirani, Sreenivasa Rao Ijjada , Sushree Priya darsinee, “FinFET- One Scale up CMOS: Resolving Scaling Issues”, IEEE Explorer, pp.1183-1187, 2016.
-
[19] P. S. Shanbhag, S. Kotabagi, P. Buduru, P. Benagi, S. Suma and H. Shraddha, "Ring Oscillator with Improved Design," 2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID), Guwahati, India, 2021, pp. 60-64, doi: 10.1109/VLSID51830.2021.00015. [CrossRef]
-
[20] X. Zhang, J. Acharya and A. Basu, "A 0.11–0.38 pJ/cycle Differential Ring Oscillator in 65 nm CMOS for Robust Neurocomputing," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 2, pp. 617-630, Feb. 2021, doi: 10.1109/TCSI.2020.3036454. [CrossRef]
-
[21] G. Rodrigues, D. Brito, H. Busse, J. Fernandes, J. Silva and T. Rabuske, "A Temperature-Compensated 57 PPM/°C 10MHz, 2.4μW Stacked Ring Oscillator," 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401370. [CrossRef]