f Enhancing Data Security through Hybrid Error Detection:Combining Cyclic Redundancy Check (CRC) and Checksum Techniques
FOREX Press I. J. of Electrical & Electronics Research
Support Open Access
  • Home/
  • IJEER-120312

Research Article |

Enhancing Data Security through Hybrid Error Detection:Combining Cyclic Redundancy Check (CRC) and Checksum Techniques

Author(s): Adham Hadi Saleh* and Mohammed Sami Mohammed

Published In : International Journal of Electrical and Electronics Research (IJEER)        Volume 12, Issue 3

Publisher : FOREX Publication

Published : 25 July 2024

e-ISSN : 2347-470X

Page(s) : 813-826

DOI: https://doi.org/10.37391/IJEER.120312

Abstract

Error detection is a critical aspect of ensuring the accuracy of data transmission in communication systems. In this study, the performance of two error detection techniques has been investigated when combined to achieve a Bit Error Rate of 10^(-5)for single and multiple error detection ability. The two techniques studied were Cyclic Redundancy Check and Checksum with a new combination process. This proposed method showed that when CRC and Checksum were combined, the overall error detection performance significantly improved compared to using either technique alone. Specifically, the combined technique was able to achieve a BER of 10^(-5) for 6 given examples with higher accuracy and lower false positive rates. These findings demonstrate the potential benefits of combining error detection techniques to enhance the reliability of data transmission systems. These combinations were demonstrate using both VHDL and Python to identify the unexpected behavior of system before its utilization. The combination process provides 72 bits only for memory usage with 1 millisecond to finish checking and detecting process. These steps calculations and waveform are simulated using python for verification process based on overall combination steps. In addition, this paper provided a novel method for polynomial generation depending on the IP addresses of trusted sites. This evaluation of CRC generator was unique and provide double steps of protection for users in same or different networks.

Keywords: Checksum, CRC, IP addresses, VHDL, Error Detection, Error Correction.




Adham Hadi Saleh*, Department of Electronic Engineering, University of Diyala, 32001 Diyala, Iraq; Email: adham.hadi@yahoo.com

Mohammed Sami Mohammed, Department of Computer, University of Diyala, 32001 Diyala, Iraq; Email: dr.mohammed.sami@uodiyala.edu.iq

    [1] Boussard, Vivien, Firouzeh Golaghazadeh, Stéphane Coulombe, François-Xavier Coudoux, and Patrick Corlay. "Robust H. 264 video decoding using CRC-based single error correction and non-desynchronizing bits validation." In 2020 IEEE International Conference on Image Processing (ICIP), pp. 1098-1102. IEEE, 2020.
    [2] Bale, Ajay Sudhir, Karmanyaraj Singh Yadav, Mahboob Alam, Abhinav Shrivastava, Raj A. Varma, Rajdeep Singh Solanki, and Mamta B. Savadatti. "An Intelligent 64-bit parallel CRC for high-speed communication system applications." International Journal of Intelligent Systems and Applications in Engineering 11, no. 10s (2023): 543-551.
    [3] Zhou, Zhixiong, and Rui Wang. "A Method of High-speed Parallel CRC Computation." In 2023 5th International Conference on Electronic Engineering and Informatics (EEI), pp. 298-303. IEEE, 2023.
    [4] Linn, Kyi Sein, and Lin Min Ko. "Error Detection Based on Generator Polynomial." PhD diss., MERAL Portal.
    [5] Rajeswari, R. Raja. "Analysis of Error Detection and Correction in Data Link Layer." International Journal of Innovative Research in Engineering & Management (IJIREM) (2021).
    [6] Meylan, Alexandre, Mauro Cherubini, Bertil Chapuis, Mathias Humbert, Igor Bilogrevic, and Kévin Huguenin. "A study on the use of checksums for integrity verification of web downloads." ACM Transactions on Privacy and Security (TOPS) 24, no. 1 (2020): 1-36.
    [7] Borchert, Christoph, Horst Schirmeier, and Olaf Spinczyk. "Compiler-Implemented Differential Checksums: Effective Detection and Correction of Transient and Permanent Memory Errors." In 2023 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pp. 81-94. IEEE, 2023.
    [8] Dodmane, Radhakrishna, Ganesh Aithal, and Surendra Shetty. "Construction of vector space and its application to facilitate bitwise XOR–Free operation to minimize the time complexity." Journal of King Saud University-Computer and Information Sciences 34, no. 10 (2022): 9836-9843.
    [9] Yeleswarapu, Ravikiran. "Addressing multi-bit errors in DRAM/memory subsystem." PhD diss., Iowa State University, 2020.
    [10] Boussard, Vivien, Stéphane Coulombe, François-Xavier Coudoux, and Patrick Corlay. "Table-free multiple bit-error correction using the CRC syndrome." IEEE Access 8 (2020): 102357-102372.
    [11] Longari, Stefano, Matteo Penco, Michele Carminati, and Stefano Zanero. "Copycan: An error-handling protocol based intrusion detection system for controller area network." In Proceedings of the ACM Workshop on Cyber-Physical Systems Security & Privacy, pp. 39-50. 2019.
    [12] An, Wei, Muriel Médard, and Ken R. Duffy. "CRC codes as error correction codes." In ICC 2021-IEEE International Conference on Communications, pp. 1-6. IEEE, 2021.
    [13] Boussard, Vivien, Stéphane Coulombe, François-Xavier Coudoux, and Patrick Corlay. "CRC-based correction of multiple errors using an optimized lookup table." IEEE Access 10 (2022): 23931-23947.
    [14] Egilmez, Zeynep B. Kaykac, Luping Xiang, Robert G. Maunder, and Lajos Hanzo. "The development, operation and performance of the 5G polar codes." IEEE Communications Surveys & Tutorials 22, no. 1 (2019): 96-122.
    [15] Gini, Maria. "Automatic error detection and recovery." In Robot technology and applications, pp. 445-484. CRC Press, 2020.
    [16] Zhang, Yi, Xiangyang Luo, Xiaodong Zhu, Zhenyu Li, and Adrian G. Bors. "Enhancing reliability and efficiency for real-time robust adaptive steganography using cyclic redundancy check codes." Journal of Real-Time Image Processing 17 (2020): 115-123.
    [17] Dilli, Ravilla. "Channel code rate matching design in cyclic redundancy check-aided polar coding for 5g nr uplink communication." Telecommunications and Radio Engineering 80, no. 4 (2021).
    [18] Canto, Alvaro Cintas, Mehran Mozaffari-Kermani, and Reza Azarderakhsh. "Reliable CRC-based error detection constructions for finite field multipliers with applications in cryptography." IEEE Transactions on Very Large-Scale Integration (VLSI) Systems 29, no. 1 (2020): 232-236.
    [19] Alhussen, Ahmed, and Engin Arslan. "Avoiding data loss and corruption for file transfers with Fast Integrity Verification." Journal of Parallel and Distributed Computing 152 (2021): 33-44.
    [20] Kara, Mostefa, Abdelkader Laouid, Mohammad Hammoudeh, and Ahcène Bounceur. "One Digit Checksum for Data Integrity Verification of Cloud-executed Homomorphic Encryption Operations." Cryptology ePrint Archive (2023).
    [21] Labell, Lauren, Jared Chandler, and Kathleen Fisher. "Automatic Discovery and Synthesis of Checksum Algorithms from Binary Data Samples." In Proceedings of the 15th Workshop on Programming Languages and Analysis for Security, pp. 25-34. 2020.
    [22] Filippas, Dionysios, Nikolaos Margomenos, Nikolaos Mitianoudis, Chrysostomos Nicopoulos, and Giorgos Dimitrakopoulos. "Low-cost online convolution checksum checker." IEEE Transactions on Very Large-Scale Integration (VLSI) Systems 30, no. 2 (2021): 201-212.
    [23] Charyyev, Batyr. "Protecting File Transfers Against Silent Data Corruption with Robust End-to-End Integrity Verification." PhD diss., University of Nevada, Reno, 2019.
    [24] Charyyev, Batyr, Ahmed Alhussen, Hemanta Sapkota, Eric Pouyoul, Mehmet Hadi Gunes, and Engin Arslan. "Towards securing data transfers against silent data corruption." In 2019 19th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGRID), pp. 262-271. IEEE, 9.
    [25] Alhussen, Ahmed, and Engin Arslan. "Avoiding data loss and corruption for file transfers with Fast Integrity Verification." Journal of Parallel and Distributed Computing 152 (2021): 33-44.
    [26] Javaheripi, Mojan, Jung-Woo Chang, and Farinaz Koushanfar. "AccHashtag: Accelerated Hashing for Detecting Fault-Injection Attacks on Embedded Neural Networks." ACM Journal on Emerging Technologies in Computing Systems 19, no. 1 (2022): 1-20.
    [27] Siebert, Christian. "Highly Scalable Parallel Checksums." In 2021 IEEE 27th International Conference on Parallel and Distributed Systems (ICPADS), pp. 812-818. IEEE, 2021.
    [28] Abdulnabi, Mohamed Abdulnabi. "High Speed Low Power Cyclic Redundancy Check-32 using FPGA." Journal of Engineering and Computer Science (JECS) 19, no. 2 (2019): 50-56.
    [29] Subhasri, G., and N. Radha. "VLSI design of parity check code with hamming code for error detection and correction." In 2019 International Conference on Intelligent Computing and Control Systems (ICCS), pp. 15-20. IEEE, 2019.
    [30] Hillier, Caleb, and Vipin Balyan. "Error detection and correction on-board nanosatellites using hamming codes." Journal of Electrical and Computer Engineering 2019 (2019).
    [31] Song, Kai, Zhenxing Wang, Jinliang Zhu, and Liping Yan. "Research and application of error correction theory for ternary optical computer based on Hamming code." Optik 267 (2022): 169647.
    [32] Akpu, Ni, Om Akpu, and Fc Anyadiegwu. "Comparative review of automatic repeat request and forward error correction method of error control coding in digital communication." Nigerian Journal of Scientific Research 18, no. 3 (2019): 209-213.
    [33] Kanona, Rusul M., Zainab N. Al-Qudsy, and Shaymaa Azzam Alyawer. "Forward error correction in 5G heterogeneous network." Periodicals of Engineering and Natural Sciences 10, no. 2 (2022): 90-100.
    [34] Turdiev, Odilzhan A., Vladimir A. Smagin, and Vladimir N. Kustov. "Investigation of the computational complexity of the formation of checksums for the Cyclic Redundancy Code algorithm depending on the width of the generating polynomial." Models and Methods for Researching Information Systems in Transport 2020 (MMRIST 2020) 1 (2020): 129-135.
    [35] Bhukra, Sonia, and Ruchi Sharma. "The performance optimization of CRC network scanners based on the calculation of CRC checksums." In 2022 International Interdisciplinary Humanitarian Conference for Sustainability (IIHC), pp. 338-342. IEEE, 2022.
    [36] Zakariyya, Rabiu Sale, Khalid Hossen Jewel, Akinwale O. Fadamiro, Oluwole John Famoriji, and Fujiang Lin. "An efficient polar coding scheme for uplink data transmission in narrowband internet of things systems." IEEE Access 8 (2020): 191472-191481.
    [37] Chen, Mengfu, Chenguang Guo, Lei Chen, Wenjie Li, Fan Zhang, Xiaoxiang Hu, and Jiancheng Xu. "Research on EDAC Schemes for Memory in Space Applications." Electronics 10, no. 5 (2021): 533.
    [38] Padmanabhan, Ramakrishna, John P. Rula, Philipp Richter, Stephen D. Strowes, and Alberto Dainotti. "DynamIPs: Analyzing address assignment practices in IPv4 and IPv6." In Proceedings of the 16th International Conference on emerging Networking EXperiments and Technologies, pp. 55-70. 2020.
    [39] Moore, Samuel J., Chris D. Nugent, Shuai Zhang, and Ian Cleland. "IoT reliability: a review leading to 5 key research directions." CCF Transactions on Pervasive Computing and Interaction 2 (2020): 147-163.
    [40] Hughes, Lawrence E. "The Depletion of the IPv4 Address Space." In Third Generation, Internet Revealed: Reinventing Computer Networks with IPv6, pp. 119-146. Berkeley, CA: Apress, 2022.
    [41] Jadhav, Shraddha S., and Beena R. Ballal. "Review of IPv4 and IPv6 and various implementation methods of IPv6." Arabia 4, no. 783 (2022): 66.
    [42] Huston, Geoff. "IP Addresses through 2022: This article is reproduced from “The ISP Column-A monthly column on things Internet” of Geoff Huston's Blog." International Journal of Advanced Network, Monitoring and Controls 8, no. 2: 27-45.
    [43] Ashraf, Zeeshan, Adnan Sohail, Sohaib A. Latif, Abdul Hameed Pitafi, and Muhammad Yousaf Malik. "Challenges and Mitigation Strategies for Transition from IPv4 Network to Virtualized Next-Generation IPv6 Network." Int. Arab J. Inf. Technol. 20, no. 1 (2023): 78-91.
    [44] Knossen, Silke, Joseph Hill, and Paola Grosso. "Hop recording and forwarding state logging: Two implementations for path tracking in p4." In 2019 IEEE/ACM Innovating the Network for Data-Intensive Science (INDIS), pp. 36-47. IEEE, 2019.
    [45] Turdiev, Odilzhan A., Vladimir A. Smagin, and Vladimir N. Kustov. "Investigation of the computational complexity of the formation of checksums for the Cyclic Redundancy Code algorithm depending on the width of the generating polynomial." Models and Methods for Researching Information Systems in Transport 2020 (MMRIST 2020) 1 (2020): 129-135.
    [46] Arifin, Md Mashrur, Md Tariq Hasan, Md Tarikul Islam, Md Almahmud Hasan, and Himadri Shekhar Mondal. "Design and implementation of high performance parallel crc architecture for advanced data communication." In 2019 4th International Conference on Electrical Information and Communication Technology (EICT), pp. 1-5. IEEE, 2019.
    [47] Cintas-Canto, Alvaro, Mehran Mozaffari-Kermani, Reza Azarderakhsh, and Kris Gaj. "CRC-oriented error detection architectures of post-quantum cryptography niederreiter key generator on FPGA." In 2022 IEEE Nordic Circuits and Systems Conference (NorCAS), pp. 1-7. IEEE, 2022.
    [48] Zhang, Quanwei, Dazhong Li, Yue Fei, Jiakang Zhang, Yu Chen, and Fei Tong. "RDCPF: a redundancy-based duty-cycling pipelined-forwarding MAC for linear sensor networks." Sensors 20, no. 19 (2020): 5608.
    [49] Yagoub, Mudathir FS, Joel JPC Rodrigues, Othman O. Khalifa, Abuagla B. Mohammed, and Valery Korotaev. "Service redundancy and cluster‐based routing protocols for wireless sensor and mobile ad hoc networks: A survey." International Journal of Communication Systems 33, no. 16 (2020): e4471.
    [50] Kadel, Rajan, Krishna Paudel, Deepani B. Guruge, and Sharly J. Halder. "Opportunities and challenges for error control schemes for wireless sensor networks: A review." Electronics 9, no. 3 (2020): 504.
    [51] Gupta, Megha. "Cyclic redundancy check based data authentication in opportunistic networks." In 2nd International Conference on Wireless Intelligent and Distributed Environment for Communication: WIDECOM 2019, pp. 17-26. Springer International Publishing, 2019.
    [52] Dilli, Ravilla. "Channel code rate matching design in Cyclic Redundancy check-aided polar coding for 5g nr uplink communication." Telecommunications and Radio Engineering 80, no. 4 (2021).
    [53] Bian, Hongxiu, Rongke Liu, Aryan Kaushik, Yingmeng Hu, and John S. Thompson. "Design of segmented CRC‐aided spinal codes for IoT applications." IET Communications 14, no. 20 (2020): 3541-3548.
    [54] Boussard, Vivien, Stéphane Coulombe, François-Xavier Coudoux, and Patrick Corlay. "CRC-based correction of multiple errors using an optimized lookup table." IEEE Access 10 (2022): 23931-23947.
    [55] Bhuvana, B. P., and VS Kanchana Bhaaskaran. "Design and analysis of IPAL for ultra-low power CRC architecture for applications in IoT based systems." AEU-International Journal of Electronics and Communications 108 (2019): 127-140.
    [56] Kishore, P., Bolli Abhinay Pal, Lolakapuri Nanda Kishore, and Chintamreddy Venkata Revathi. "Implementation of Table-Based Cyclic Redundancy Check (CRC-32) for Gigabit Ethernet Applications." In 2023 4th International Conference for Emerging Technology (INCET), pp. 1-4. IEEE, 2023.
    [57] Borchert, Christoph, Horst Schirmeier, and Olaf Spinczyk. "Compiler-Implemented Differential Checksums: Effective Detection and Correction of Transient and Permanent Memory Errors." In 2023 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pp. 81-94. IEEE, 2023.
    [58] A. Tanenbaum and D. Wetherall, “Computer Networks, 5th ed., Pearson Education: United States of America, 2011., chapter 3, discusses error detection techniques including CRC and checksums”, P.P 210-220.
    [59] M. K. McKusick et al. “The Design and Implementation of the FreeBSD Operating System”, 2nd ed., Addison-Wesley, United States of America, 2015. Chapter 8 covers storage subsystems and fault tolerance techniques, P.P 305-315.
    [60] I. F. Akyildiz et al., “Wireless sensor networks: a survey, Computer Networks”, vol. 38, No. 4, pp. 393-422, 2002. Science Direct.
    [61] K. C. Barr and T. S. Barnes, “Embedded Systems: World Class Designs, Newnes: Oxford and Boston”, 2008. Chapter 2 discusses embedded system architectures and reliability, P.P 49-60.
    [62] M. Foster et al., “Embedded systems: a contemporary design tool”, IEEE Potentials, vol. 21, No. 2, pp. 29-33, 2002.
    [63] A. Berman and M. L. Dolan, “Digital Preservation for Libraries, Archives, and Museums”, Rowman & Littlefield: UK, Lanham, Maryland, 2018. Chapter 5 discusses digital preservation strategies including error detection and correction techniques.
    [64] A. Abdala, M., A. R. Kadhim, A.-K., & Sh.Rijab, “A FPGA Implementation of a Modified Cryptographic Method Based on Panama Module”. I-Manager’s Journal on Software Engineering,2008, 3(2), 49–57.
    [65] Arasavalli, N. “Low Power Optimized Fault Tolerant Systolic Array Process Systolic Array Process Elements for System and Network-On-Chip Devices”. ICRACE-23,2023, June, 1–6.
    [66] I Indu, T. S. M. “Cyclic Redundancy Check Generation Using Multiple Lookup Table Algorithms.” International Journal of Modern Engineering Research, 2(4),2012, 2445–2451.
    [67] Implementation, F., & USB, O. F. “FPGA implementation of USB 2.0 receiver protocol”. International Conference on Advanced Computing, Communication and Networks’11,2011, 758–762.
    [68] Kale, S. D., & Zade, P. G. N. “Design of Baugh-wooley Multiplier using Verilog HDL”. IOSR Journal of Engineering (IOSRJEN), 2015, 05(10), 25–29.
    [69] Nagar, M., “Proposed architecture of LOW memory LUT for LUT base parallel CRC generation”. International Journal of Advance Engineering and Research Development (IJAERD), 2020, 1(3), 1–7.
    [70] Nazar, G. L. “Fine-grained error detection techniques for fast repair of FPGAs” (2013). (Issue July). http://hdl.handle.net/10183/77746.
    [71] Piltan, F., Gavahian, A., & Marhaban, M. H. “Novel Sliding Mode Controller for Robot Manipulator using FPGA”. Journal of Advanced Science and Engineering Research,2011, 1, 1–22.
    [72] Pisare, T. S., & Charniya, N. “A Design and implementation of hybrid GALOIS filed encoder & decoder”. Journal of Computing Technologies (JCT), 2022, 3, 1–6.
    [73] Saini, P. “FPGA Implementation of 2D and 3D Image Enhancement Chip in HDL Environment. International”. Journal of Computer Applications,2013, 62(21), 24–31.
    [74] Samaiya, S., & Jain, A A implementation of GA based FPGA ALU unit. International Journal of Engineering Sciences & Research Technology,2018, 7(7), 247–253.

Adham Hadi Saleh and Mohammed Sami Mohammed (2024), Enhancing Data Security through Hybrid Error Detection:Combining Cyclic Redundancy Check (CRC) and Checksum Techniques. IJEER 12(3), 813-826. DOI: 10.37391/IJEER.120312.