FOREX Press I. J. of Electrical & Electronics Research
Support Open Access
  • Home/
  • IJEER-130407

Research Article |

Design, Stage-Wise Power Loss Evaluation and Real-Time Validation of Totem-Pole Bridgeless Boost Converter Against DBR–Boost PFC Topology

Author(s): Prachi Wadhawan1*, Prateek Nigam2, and Kishor Thakre3

Published In : International Journal of Electrical and Electronics Research (IJEER)        Volume 13, Issue 4

Publisher : FOREX Publication

Published : 30 November 2025

e-ISSN : 2347-470X

Page(s) : 679-685

DOI: https://doi.org/10.37391/IJEER.130407

Abstract

Conventional AC–DC power factor correction (PFC) systems typically employ a diode bridge rectifier (DBR) followed by a boost converter, resulting in significant conduction losses due to multiple semiconductor paths. This paper presents a comprehensive design, modeling, and comparative loss analysis of a Totem-Pole Bridgeless Boost Converter (TPBBC) as an efficient alternative to the DBR–Boost configuration. The proposed topology eliminates the front-end diode bridge, reducing conduction and switching losses while improving efficiency and power quality. Detailed MATLAB/Simulink simulations and real-time validation using OPAL-RT demonstrate the superior performance of the Totem-Pole converter, achieving higher efficiency, lower total harmonic distortion (THD), and near-unity power factor. A stage-wise power loss evaluation further confirms reduced device stress and ripple-free DC-link voltage. The results validate the Totem-Pole topology as a high-performance solution for next-generation AC–DC conversion applications requiring enhanced efficiency and power quality.

Keywords: Bridgeless PFC Topology, Stage-wise Loss Breakdown, Voltage Stress Mitigation, Interleaved Totem-Pole Converter, Real-Time HIL Validation.




Prachi Wadhwaan*, Rabindranath Tagore University Bhopal, India; Email: prachibnd22@gmail.com

Prateek Nigam, Rabindranath Tagore University Bhopal, India; Email: prateek.nigam@rntu.ac.in

Kishor Thakre, Rabindranath Tagore University Bhopal, India; Email: kishor.thakre@rntu.ac.in

    [1] V. Kumar, P. Prabhakaran, D. D. Reddy, and J. L. F. Daya, “An Integrated Onboard EV Charger With Wide Voltage Range Compatibility,” IEEE Access, vol. 13, pp. 131654–131670, 2025, doi: 10.1109/ACCESS.2025.3590958.
    [2] V. K. Singh, B. Singh, and J. Gupta, “Totem Pole Dual Output Bridgeless Rectifier for High-Performance Low Power SRM Drive,” IEEE Trans Power Electron, 2025, doi: 10.1109/TPEL.2025.3589251.
    [3] J. Cho, S. Kim, Y. Kim, J. Yea, and B. Han, “Bridgeless Totem-Pole Resonant Single-Power-Conversion PFC Converter,” IEEE Trans Power Electron, vol. 39, no. 11, pp. 15257–15268, 2024, doi: 10.1109/TPEL.2024.3436522.
    [4] Y. S. Roh, Y. J. Moon, J. Park, and C. Yoo, “A two-phase interleaved power factor correction boost converter with a variation-tolerant phase shifting technique,” IEEE Trans Power Electron, vol. 29, no. 2, pp. 1032–1040, 2014, doi: 10.1109/TPEL.2013.2262313.
    [5] W. C. Cheng and C. L. Chen, “Optimal lowest-voltage-switching for boundary mode power factor correction converters,” IEEE Trans Power Electron, vol. 30, no. 2, pp. 1042–1049, Feb. 2015, doi: 10.1109/TPEL.2014.2308911.
    [6] H. Ma, Y. Ji, and Y. Xu, “Design and analysis of single-stage power factor correction converter with a feedback winding,” IEEE Trans Power Electron, vol. 25, no. 6, pp. 1460–1470, 2010, doi: 10.1109/TPEL.2009.2037739.
    [7] K. Zhou, J. G. Zhang, S. Yuvarajan, and D. F. Weng, “Quasi-active power factor correction circuit for HB LED driver,” IEEE Trans Power Electron, vol. 23, no. 3, pp. 1410–1415, May 2008, doi: 10.1109/TPEL.2008.921184.
    [8] G. Y. Lee, H. C. Park, M. W. Ji, and R. Y. Kim, “Digitalized Control Algorithm of Bridgeless Totem-Pole PFC with a Simple Control Structure Based on the Phase Angle,” Electronics 2023, Vol. 12, Page 4449, vol. 12, no. 21, p. 4449, Oct. 2023, doi: 10.3390/ELECTRONICS12214449.
    [9] M. Prídala, M. Šupolík, and M. Praženica, “Design and Verification of a Bridgeless Totem-Pole Power Factor Corrector,” Electronics 2025, Vol. 14, Page 226, vol. 14, no. 2, p. 226, Jan. 2025, doi: 10.3390/ELECTRONICS14020226.
    [10] C.: Cheng et al., “Dynamic Performance Evaluation of Bidirectional Bridgeless Interleaved Totem-Pole Power Factor Correction Boost Converter,” Micromachines 2025, Vol. 16, Page 223, vol. 16, no. 2, p. 223, Feb. 2025, doi: 10.3390/MI16020223.
    [11] P. Niu, J. Guo, Z. Gao, J. Yan, and S. Gao, “Research on Improved Technology of Totem-Pole Bridgeless PFC Circuit Based on Triangular Current Mode,” Energies 2025, Vol. 18, Page 3886, vol. 18, no. 14, p. 3886, Jul. 2025, doi: 10.3390/EN18143886.
    [12] C. Y. Li and Y. S. Lai, “Novel Hybrid Switching Control Technique for Light Load Efficiency Improvement of GaN-based Totem Pole Power Factor Corrector,” IEEE International Symposium on Industrial Electronics, vol. 2022-June, pp. 899–904, 2022, doi: 10.1109/ISIE51582.2022.9831638.
    [13] E. Çatlioglu and D. Yildirim, “Performance Analysis of Power Devices for Bridgeless Totem-Pole PFC at Different Switching Frequencies,” Proceedings - 2023 10th International Conference on Electrical and Electronics Engineering, ICEEE 2023, pp. 368–374, 2023, doi: 10.1109/ICEEE59925.2023.00073.
    [14] Z. Yu, Y. Xia, and R. Ayyanar, “A simple ZVT auxiliary circuit for totem-pole bridgeless PFC rectifier,” IEEE Trans Ind Appl, vol. 55, no. 3, pp. 2868–2878, May 2019, doi: 10.1109/TIA.2019.2893268.

Prachi Wadhawan, Prateek Nigam, Kishor Thakre (2025), Design, Stage-Wise Power Loss Evaluation and Real-Time Validation of Totem-Pole Bridgeless Boost Converter Against DBR–Boost PFC Topology. IJEER 13(4), 679-685. DOI: 10.37391/IJEER.130407.