FOREX Press I. J. of Electrical & Electronics Research
Support Open Access
  • Home/
  • IJEER-140111

Research Article |

A Reconfigurable Single-Electron Threshold-Logic Reversible Module for Ultra-Low-Power Nanoelectronics

Author(s): M. M. Abutaleb1,2*

Published In : International Journal of Electrical and Electronics Research (IJEER)        Volume 14, Issue 1

Publisher : FOREX Publication

Published : 10 March 2026

e-ISSN : 2347-470X

Page(s) : 104-109

DOI: https://doi.org/10.37391/IJEER.140111

Abstract

As CMOS technology approaches its physical scaling limits, the semiconductor industry is actively seeking alternative technologies to sustain Moore's Law. This paper proposes a novel Reversible Logic Module (RLM) based on Single-Electron Tunneling (SET) technology and Threshold-Logic Gates (TLGs) for ultra-low power and high-density nanoelectronics circuits. The RLM is reconfigurable and capable of implementing fundamental reversible gates such as Toffoli, Feynman, Fredkin, and Peres gates, which are essential for reversible computing. The design is validated through extensive simulations using single-electronics simulators, demonstrating 0.25 aJ per operation and a delay of 10 ps. Unlike previous SET–TLG logic cells and memory structures, the proposed module introduces a unified, non-gate-bound reversible architecture capable of dynamically achieving multiple reversible functions using a fixed hardware topology. Comparative analysis against CMOS, FinFET, Memristor, and QCA technologies highlights RLM’s superior energy efficiency and scalability. The paper also explores potential applications in quantum arithmetic logic units (ALUs) and neuromorphic systems, supported by recent advancements in 2D materials and spintronics.

Keywords: Nanoelectronics, SET technology, Threshold logic, Reversible logic, Low-power circuits.




M. M. Abutaleb, Unit of Scientific Research, Applied College, Qassim University, Buraydah 51425, Saudi Arabia; Email: m.abutaleb@qu.edu.sa

M. M. Abutaleb ,Department of Electronics and Communications Engineering, Capital University (formerly Helwan University), Cairo 11792, Egypt; Email: mustafa_abotaleb@h-eng.helwan.edu.eg

    [1] M. Lundstrom, “Moore's law forever?,” Science, 299(5604), pp.210–211, 2003.
    [2] T.B. Taha et al., “Nanotechnology and computer science: Trends and advances,” Memories-Materials, Devices, Circuits and Systems, 2, p.100011, 2022.
    [3] R. Patel, Y. Agrawal, and R. Parekh, “Single-electron transistor: review in perspective of theory, modelling, design and fabrication,” Microsystem Technologies, vol. 27, no. 5, 1863–1875, 2021.
    [4] R. Landauer, “Irreversibility and heat generation in the computing process,” IBM J. Res. Develop., vol. 5, no. 3, pp. 183–191, 1961.
    [5] M. M. Abutaleb, “Design and simulation of novel TLG-SET based configurable logic cells,” Microelectron. J., vol. 43, issue 8, pp. 537-545, 2012.
    [6] D. Litvinov et al., “Single photon sources and single electron transistors in two-dimensional materials,” Materials Science and Engineering: R: Reports, vol. 163, p.100928, 2025.
    [7] H. W. Ch. Postma et al., “Carbon nanotube single-electron transistors at room temperature,” Science, vol. 293, no. 5527, pp. 76–79, 2001.
    [8] C. Wasshuber, H. Kosina, and S. Selberherr, “SIMON—a simulator for single-electron tunnel devices and circuits,” IEEE Trans. Computer-Aided Design Integrated Circuits Syst., vol. 16, pp. 937–944, 1997.
    [9] G. Zardalidis and I. Karafyllidis, “SECS: A New Single-Electron-Circuit Simulator,” IEEE Transactions on Circuits and Systems – I, vol. 55, pp. 2774-2784, 2008.
    [10] M. M. Abutaleb, “Design and simulation of novel TLG–SET based RAM cell designs,” Microelectron. J., vol. 44, issue 6, pp. 504-510, 2013.
    [11] M. M. Abutaleb, “A new static differential design style for hybrid SET–CMOS logic circuits.” Journal of Computational Electronics, vol. 14, pp. 329-340, 2015.
    [12] A. K. Biswas, “Single Electron Tunneling Based Threshold Logic Unit,” In International Conference on Computational Intelligence in Communications and Business Analytics, pp. 196-218, 2023.
    [13] R. Patel et al., “A novel slice-based high-performance ALU design using prospective single electron transistor,” IETE Journal of Research, vol. 68, pp.1115-1124, 2022.
    [14] M.M. Abutaleb, “Utilizing charge reconfigurations of quantum-dot cells in building blocks to design nanoelectronic adder circuits,” Computers & Electrical Engineering, vol. 86, p.106712, 2020.
    [15] R.K. Ahirwar and S.S. Gawande, “Reversible Arithmetic Logic Unit Based on Bidirectional Gate: A Study,” International Journal of Advanced Research and Multidisciplinary Trends, vol. 2, pp.97-109, 2025.
    [16] S.S. Devi and V. Bhanumathi, “Design of reversible logic based full adder in current-mode logic circuits,” Microprocessors and Microsystems, vol. 76, p. 103100, 2020.
    [17] J. Chatterjee, J. Khatun, A. Siddhi, Kumar, K. Ghosh, J. Sanyal, and S. Bhattacharya, “Simulation and machine learning based analytical study of single electron transistor (SET),” Journal of Computational Electronics, vol. 23, pp.728-739, 2024.
    [18] A. Nasri, A. Boubaker, and A. Kalboussi, “Principles design and applications of single electron transistors in memory devices logic gates neural networks and gas sensor,” Discover Electronics, vol. 2, p.12, 2025.
    [19] A. Rajput, R. Kumawat, A. Srinivasulu, and J. Sharma, “Robust and compact reversible logic gate for low-power and high-performance computing,” Scientific Reports, 2025.
    [20] D. Das, S. Gurung, M. Singh, T. Chaudhary, and B. Raj, “FinFET and its application,” Nanoelectronics, pp.31-53, 2025.
    [21] M. Shooshtari, S.Y. Kim, S. Pahlavan, G. Rivera‐Sierra, M.J. Través, T. Serrano‐Gotarredona, J. Bisquert, and B. Linares‐Barranco, “Advancing Logic Circuits with Halide Perovskite Memristors for Next‐Generation Digital Systems,” SmartMat, vol. 6, p.e70032, 2025.
    [22] J.C. Jeon, “Universal programmable logic gate based on quantum-dot cellular automata for enhancing reliability and efficiency of digital systems,” Results in Physics, vol. 77, p.108454, 2025.

M. M. Abutaleb(2026),A Reconfigurable Single-Electron Threshold-Logic Reversible Module for Ultra-Low-Power Nanoelectronics. IJEER 14(1), 104-109. DOI: 10.37391/IJEER.140111.