f A Cascaded H-Bridge Multilevel Inverter with DC Cells Input Fault Tolerance Capability Based on PSC-PWM Control
FOREX Press I. J. of Electrical & Electronics Research
Support Open Access
  • Home/
  • IJEER-120249

Research Article |

A Cascaded H-Bridge Multilevel Inverter with DC Cells Input Fault Tolerance Capability Based on PSC-PWM Control

Author(s): Tajeddine Khalili*, Abdelhadi Raihani, Amal Kadri, Soukaina Saghir and Mustapha Oulcaid

Published In : International Journal of Electrical and Electronics Research (IJEER)        Volume 12, Issue 2

Publisher : FOREX Publication

Published : 30 June 2024

e-ISSN : 2347-470X

Page(s) : 711-720

DOI: https://doi.org/10.37391/IJEER.120249

Abstract

Multilevel inverters have proven their efficiency in generating better AC voltage outputs. This functional quality is mainly due to the use of multi-source DC inputs. Despite the fact that this type of topology is generally reliable, switching faults caused by the complete loss of a switching component or DC input cell may still occur. Such incident may inflict heavy impacts to the conversion chain resulting in a permanent damage to the switching cells or the connected load. This article presents a dynamic switching control strategy capable of tolerating DC cells open-circuit input faults in basic symmetric Cascaded H-bridge multilevel inverter architectures. The proposed topology uses a control scheme to overcome the switching cells’ fault by adapting the configured level of conversion and bypassing the flawed unit with no additional switching components. Furthermore, the proposed control strategy is capable of reversing back the inverter configuration to its original functional state after the disappearance of the faut. This research article answers the need for a theorical study of a fault tolerant Cascaded H-Bridge multilevel inverter where the short circuit’s fault types are bypassed by Pulse width modulation alteration only.

Keywords: Multilevel inverter, Cascaded H-Bridges, Open circuit fault tolerance, Phase shift control, SPWM, Polymorphic multilevel inverter.




Tajeddine Khalili*, LICPM Laboratory, ENSA Béni Mellal, Sultan Moulay Sliman University, Béni Mellal, Morocco; Email: Khalili.tajeddine@gmail.com

Abdelhadi Raihani, EEIS Laboratory, ENSET Mohammedia, Hassan II University of Casablanca, Morocco

Amal Kadri, EEIS Laboratory, ENSET Mohammedia, Hassan II University of Casablanca, Morocco

Soukaina Saghir,LGS Laboratory, ENSA Béni Mellal, Sultan Moulay Sliman University, Béni Mellal, Morocco

Mustapha Oulcaid, LGS Laboratory, ENSA Béni Mellal, Sultan Moulay Sliman University, Béni Mellal, Morocco

    [1] Sinha, A., Jana, K. C., & Das, M. K. (2018). An inclusive review on different multi-level inverter topologies, their modulation and control strategies for a grid connected photo-voltaic system. Solar Energy, 170, 633-657.
    [2] Ali, J. S. M., & Krishnaswamy, V. (2018). An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications. Renewable and Sustainable Energy Reviews, 82, 3379-3399.
    [3] Suresh, Y., & Panda, A. K. (2013). Investigation on hybrid cascaded multilevel inverter with reduced dc sources. Renewable and Sustainable Energy Reviews, 26, 49-59.
    [4] Hota, A., Jain, S., & Agarwal, V. (2017). An optimized three-phase multilevel inverter topology with separate level and phase sequence generation part. IEEE Transactions on Power Electronics, 32(10), 7414-7418.
    [5] Hsieh, C. H., Liang, T. J., Chen, S. M., & Tsai, S. W. (2016). Design and implementation of a novel multilevel DC–AC inverter. IEEE Transactions on Industry Applications, 52(3), 2436-2443.
    [6] M. Rafik, T. Khalili, O. Bouamrane, and A. Raihani, “A modified cascaded cells multilevel inverter with batteries state of charge adjustment,” JATIT, vol. 99, no. 17, pp. 4428–4438, 2021.
    [7] Yamini, R., Selvathai, T., Reginald, R., & Sekar, K. (2018, July). Design of Multilevel Inverter for Hybrid Electric Vehicle System. In 2018 International Conference on Inventive Research in Computing Applications (ICIRCA) (pp. 966-971). IEEE.
    [8] Sheir, A., Youssef, M. Z., & Orabi, M. (2018). A novel bidirectional T-type multilevel inverter for electric vehicle applications. IEEE Transactions on Power Electronics, 34(7), 6648-6658.
    [9] Kersten, A., Oberdieck, K., Bubert, A., Neubert, M., Grunditz, E. A., Thiringer, T., & De Doncker, R. W. (2019). Fault detection and localization for limp home functionality of three-level NPC inverters with connected neutral point for electric vehicles. IEEE Transactions on Transportation Electrification, 5(2), 416-432.
    [10] Goetz, S. M., Wang, C., Li, Z., Murphy, D. L., & Peterchev, A. V. (2019). Concept of a distributed photovoltaic multilevel inverter with cascaded double H-bridge topology. International Journal of Electrical Power & Energy Systems, 110, 667-678.
    [11] Pires, V. F., Cordeiro, A., Foito, D., & Silva, J. F. (2018). Three-phase multilevel inverter for grid-connected distributed photovoltaic systems based in three three-phase two-level inverters. Solar Energy, 174, 1026-1034.
    [12] Hamidi, M. N., Ishak, D., Zainuri, M. A. A. M., & Ooi, C. A. (2020). An asymmetrical multilevel inverter with optimum number of components based on new basic structure for photovoltaic renewable energy system. Solar Energy, 204, 13-25.
    [13] Hossain, M. L., Abu-Siada, A., & Muyeen, S. M. (2018, September). A hybrid multilevel power electronic inverter and fault location identification of switching devices. In 2018 Condition Monitoring and Diagnosis (CMD) (pp. 1-4). IEEE.
    [14] Anand, A., Raj, N., George, S., & Jagadanand, G. (2016, March). Open switch fault detection in Cascaded H-Bridge Multilevel Inverter using normalised mean voltages. In 2016 IEEE 6th International Conference on Power Systems (ICPS) (pp. 1-6). IEEE.
    [15] Anand, A., Raj, N., Jagadanand, G., & George, S. (2019). A generalized switch fault diagnosis for cascaded h-bridge multilevel inverters using mean voltage prediction. IEEE Transactions on Industry applications, 56(2), 1563-1574.
    [16] Jahan, H. K., Panahandeh, F., Abapour, M., & Tohidi, S. (2017). Reconfigurable multilevel inverter with fault-tolerant ability. IEEE Transactions on Power Electronics, 33(9), 7880-7893.
    [17] Choupan, R., Golshannavaz, S., Nazarpour, D., & Barmala, M. (2019). A new structure for multilevel inverters with fault-tolerant capability against open circuit faults. Electric Power Systems Research, 168, 105-116.
    [18] Liu, Z., Wang, S., Ji, Z., Ji, X., & Xie, Y. (2018). A novel fault-tolerant control for battery-energy-storage system based on cascaded multilevel converter with battery/BMS failure. Microelectronics Reliability, 88, 1268-1273.
    [19] Wang, J., & Tang, Y. (2019). A fault-tolerant operation method for medium voltage modular multilevel converters with phase-shifted carrier modulation. IEEE Transactions on Power Electronics, 34(10), 9459-9470.
    [20] Li, B., Shi, S., Wang, B., Wang, G., Wang, W., & Xu, D. (2015). Fault diagnosis and tolerant control of single IGBT open-circuit failure in modular multilevel converters. IEEE Transactions on Power Electronics, 31(4), 3165-3176.
    [21] Li, B., Xu, Z., Ding, J., & Xu, D. (2018). Fault-tolerant control of medium-voltage modular multilevel converters with minimum performance degradation under submodule failures. IEEE Access, 6, 11772-11781.
    [22] Li, X., Dusmez, S., Akin, B., & Rajashekara, K. (2014). A new active fault-tolerant SVPWM strategy for single-phase faults in three-phase multilevel converters. IEEE Transactions on Industrial Electronics, 62(6), 3955-3965.
    [23] Mehta, S., & Puri, V. (2022). A review of different multi-level inverter topologies for grid integration of solar photovoltaic system. Renewable Energy Focus.
    [24] Sedaghati, A., Horrillo-Quintero, P., Sánchez-Sáinz, H., & Fernández-Ramírez, L. M. (2022). Staircase modulation improvement to balance output power of stages of cascade H-bridge multilevel inverter. Computers and Electrical Engineering, 103, 108331.
    [25] Kumar, T. K., & Madhav, G. V. (2023). Comparative analysis of fifteen level cascaded multi-level converter with different control strategies. Materials Today: Proceedings, 80, 3811-3816.
    [26] Sathyavani, B., & Kalyani, S. T. (2023). Investigation of level doubling network (LDN) integrated three-phase cascaded H-bridge (CHB) MLI configuration. Materials Today: Proceedings, 80, 2080-2086.
    [27] Sedaghati, A., Horrillo-Quintero, P., Sánchez-Sáinz, H., & Fernández-Ramírez, L. M. (2022). Staircase modulation improvement to balance output power of stages of cascade H-bridge multilevel inverter. Computers and Electrical Engineering, 103, 108331.
    [28] Tang, Y., Wang, T., Zhang, F., & Benbouzid, M. (2023). Four-state active fault diagnosis method for cascaded H-bridge multilevel inverter. Measurement, 213, 112692.
    [29] Lewicki, A., Odeh, C., & Morawiec, M. (2022). Space Vector Pulsewidth Modulation Strategy for Multilevel Cascaded H-Bridge Inverter With DC-Link Voltage Balancing Ability. IEEE Transactions on Industrial Electronics, 70(2), 1161-1170.
    [30] Pugliese, S., Buticchi, G., Mastromauro, R. A., Andresen, M., Liserre, M., & Stasi, S. (2020). Soft-start procedure for a three-stage smart transformer based on dual-active bridge and cascaded H-bridge converters. IEEE Transactions on Power Electronics, 35(10), 11039-11052.
    [31] Rubeena, A. A., Paulose, S., Thomas, M., & Joy, J. (2022). PWM control strategies for Switched-Capacitor inverters. Materials Today: Proceedings, 58, 516-522.
    [32] Liu, X., Zhang, C., Xing, X., & Li, X. (2023). A Double PS-PWM Strategy for Improving Total Output Current Quality in Parallel Converters. IEEE Transactions on Power Electronics.
    [33] Rahman, S., Meraj, M., Iqbal, A., Prathap-Reddy, B., & Khan, I. (2021). A combinational level shifted and phase shifted PWM technique for symmetrical power distribution in CHB inverters. IEEE Journal of Emerging and Selected Topics in Power Electronics.
    [34] Patin, N., Chmeit, Z., Salloum, G., & Mbayed, R. (2021). Study of interleaved PWM strategies applied to two back-to-back three-phase full bridges. Mathematics and Computers in Simulation, 184, 55-68.
    [35] Maaz, S. M., & Lee, D. C. (2023). Common-Mode Voltage Mitigation for Dual Three-Phase Three-Level ANPC Inverters using Dynamic Phase-Shift PWM. IEEE Access.
    [36] Ali, M., Din, Z., Solomin, E., Cheema, K. M., Milyani, A. H., & Che, Z. (2021). Open switch fault diagnosis of cascade H-bridge multi-level inverter in distributed power generators by machine learning algorithms. Energy reports, 7, 8929-8942.
    [37] Tang, Y., Wang, T., Zhang, F., & Benbouzid, M. (2023). Four-state active fault diagnosis method for cascaded H-bridge multilevel inverter. Measurement, 213, 112692.
    [38] Choupan, R., Golshannavaz, S., Nazarpour, D., & Barmala, M. (2019). A new structure for multilevel inverters with fault-tolerant capability against open circuit faults. Electric Power Systems Research, 168, 105-116.

Tajeddine Khalili, Abdelhadi Raihani, Amal Kadri, Soukaina Saghir and Mustapha Oulcaid (2024), A Cascaded H-Bridge Multilevel Inverter with DC Cells Input Fault Tolerance Capability Based on PSC-PWM Control. IJEER 12(2), 711-720. DOI: 10.37391/IJEER.120249.