FOREX Press I. J. of Electrical & Electronics Research
Support Open Access
  • Home/
  • IJEER-130121

Research Article |

Implementation of Pass Transistor Logic and C2MOS Linear Feedback Shift Register (LFSR) Circuit using FPGA and PSpice

Author(s): Isam Salah Hameed1*, Salah Alkurwy2, and Heba Hadi Ali3

Published In : International Journal of Electrical and Electronics Research (IJEER)        Volume 13, Issue 1

Publisher : FOREX Publication

Published : 30 March 2025

e-ISSN : 2347-470X

Page(s) : 164-170

DOI: https://doi.org/10.37391/IJEER.130121

Abstract

In this paper, a 4-bit Linear Feedback Shift Register (LFSR) is implemented based on a well-designed architecture combining using Pass-Transistor (PT) and Clock Complementary Metal Oxide Semiconductor (C22MOS) logic techniques. The D-flip flop registers and the XOR gates are the main parts of the propose LFSR. Number of transistors along with the speed of LFSR were positively enhanced since the exploited logic design techniques tends to blend the flavor of NMOS and PMOS devices. The PSpice and Field Programmable Gate Array (FPGA) based on Hardware Description Language (HDL) are the two different LFSR implementation environments. It has been observed that LFSR performance was effectively improved in terms of size and speed. Therefore, paper’s main aim refers to decreasing in number of transistors as well as speeding up LFSR circuit. A minimum clock time of 5ns was recorded under clearly correct LFSR output patterns. The LFSR circuit Based CMOS techniques can reduce the exploited transistors up to 43% of the conventional C22MOS logic. Besides, the number of transistors being reduced reflects the achieved circuit’s size reduction. It was concluded that paying attention to the design of the main LFSR circuit parts contributes mainly in the enhancement of the whole circuit performance.

Keywords: LFSR, Pass-transistor, C22MOS, Transmission Gate, FPGA .




Isam Salah Hameed*, Department of Electronic Engineering, College of Engineering, University of Diyala, Iraq; Email: isamsh@uodiyala.edu.iq

Salah Alkurwy, Department of Electronic Engineering, College of Engineering, University of Diyala, Iraq; Email: salahalkurwy@uodiyala.edu.iq

Heba Hadi Ali, Department of Electronic Engineering, College of Engineering, University of Diyala, Iraq; Email: hebah_h@uodiyala.edu.iq

    [1] M. Luby, Pseudorandomness and Cryptographic Applications. 1st Ed., Princeton University Press, 1996.
    [2] A. K. Panda, P. Rajput, B. Shukla, “Design of Multi Bit LFSR PNRG and Performance comparison on FPGA using VHDL,” International Journal of Advances in Engineering & Technology, vol. 3 No. 1, pp. 566-571, March 2012.
    [3] J. HAO, L. ZHEYING, “On the Production of Pseudo-random Numbers in Cryptography,” Journal of Changzhou Teachers College of Technology, vol. 7, No. 4, Dec 2001.
    [4] E. K. DONALD, Art of computer programming. 1st Ed, Addison-Wesley Professional, 2022.
    [5] N. Akhila, C. U. Kumari, K. Swathi, T. Padma and N. M. Rao, "Performance Analysis of Pseudo Random Bit Generator Using Modified Dual-Coupled Linear Congruential Generator," 2021 International Conference on Intelligent Technologies (CONIT), Hubli, India, 2021, pp. 1-5, 2021.
    [6] F. C. S. Vikranth, K. Rakesh, B. Jagadeesh, D. Mohammad, G. R. Somanathan and R. Bhakthavatchalu, "Design and Analysis of Test Pattern Generator by combining internal and external LFSR," 2021 5th International Conference on Trends in Electronics and Informatics (ICOEI), Tirunelveli, India, 2021, pp. 240-244, 2021.
    [7] D. Lee, J. Baik and Y. Kim, "Enhancing Stochastic Computing using a Novel Hybrid Random Number Generator Integrating LFSR and Halton Sequence," 2023 20th International SoC Design Conference (ISOCC), Jeju, Korea, Republic of, 2023, pp. 7-8, 2023.
    [8] B. Siva Kumar Reddy, B. Papachari, G. Pravallika and K. Panduga, "Design and Implementation of Novel FPGA Based LFSR for IOT and Smart Applications," 2022 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), Naya Raipur, India, 2022, pp. 178-181,.2022.
    [9] G. Hu, J. Sha and Z. Wang, "High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 25, no. 3, pp. 1159-1163, March 2017.
    [10] B. Singh, A. Khosla and S. Bindra, "Power Optimization of Linear Feedback Shift Register (LFSR) for Low Power BIST," 2009 IEEE International Advance Computing Conference, Patiala, India, 2009, pp. 311-314.
    [11] N. A., Doshi, S. B. Dhobale, and S. R. Kakade, "LFSR counter implementation in CMOS VLSI.," International Journal of Computer and Information Engineering, vol 12, pp. 4278-4282, 2008.
    [12] S. Kiruthiga, M. Shangeeth, R. Kumar S.P. and R. Sowndarya, "LFSR using CDFF and GDI," 2020 6th International Conference on Advanced Computing and Communication Systems (ICACCS), Coimbatore, India, 2020, pp. 595-598.
    [13] M Jayasanthi and A. K. Kowsalyadevi, "Low power implementation of linear feedback shift registers.," International Journal of Recent Technology and Engineering (IJRTE), vol 8, pp. 1957-1965, 2019.
    [14] R. Sharma and B. Singh, "Design and analysis of linear feedback shift register (LFSR) using gate diffusion input (GDI) technique," 2016 5th International Conference on Wireless Networks and Embedded Systems (WECON), Rajpura, India, 2016, pp. 1-5.
    [15] B. N. K. Reddy, G. S. V. Reddy and B. V. Vani, "Design and Implementation of an Efficient LFSR using 2-PASCL and Reversible Logic Gates," 2020 IEEE Bombay Section Signature Conference (IBSSC), Mumbai, India, 2020, pp. 247-250.
    [16] R. Madhura, M. J. ShanthiPrasad, “FPGA Based Efficient LFSR Architecture for Verification Using Optimized BIST Technique,” International Journal of Emerging Trends in Engineering Research, vol8, pp. 7589 – 7595, 2020.
    [17] G. S. Kumar and V. Saminadan, "Low Power LFSR for BIST Applications," 2018 Second International Conference on Intelligent Computing and Control Systems (ICICCS), Madurai, India, 2018, pp. 1979-1984,2018.
    [18] D. Debarshi, B. Datta, and H. S. Dutta, "Design and implementation of multibit LFSR on FPGA to generate pseudorandom sequence number." In 2017 Devices for Integrated Circuit (DevIC), Kalyani, India, 23-24 March, pp. 346-349, IEEE, 2017.
    [19] T. Abhishek, N. Pandey, and K. Gupta, "PFSCL based linear feedback shift register." In 2016 international conference on computational techniques in information and communication technologies (ICCTICT), New Delhi, India, 11-13 March, pp. 580-585. IEEE, 2016.
    [20] A. Kumar, S. K. Saraswat and T. Agrawal, "Design of 4-bit LFSR on FPGA," 2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT), Delhi, India, 2017, pp. 1-6, IEEE, 2017.
    [21] R. Saraswathi and R. Manikandan, "Design of lfsr (linear feedback shift register) for low power test pattern generator," 2017 International Conference on Networks & Advances in Computational Technologies (NetACT), Thiruvananthapuram, India, 2017, pp. 317-322, IEEE, 2017.
    [22] S. P. M, M. P and M. M, "An Efficient Full Adder by Investigating XOR and XNOR Logics with PMOS and NMOS," 2023 3rd International Conference on Pervasive Computing and Social Networking (ICPCSN), Salem, India, 2023, pp. 1584-1588, 2023.
    [23] B. Lakshmi, M. Kamaraju, K.Babulu, “Subthreshold Region based Linear Feedback Shift Register,” International Journal of Engineering and Advanced Technology (IJEAT), vol 8 No. 6S2, pp. 817-821, 2019.
    [24] R. J. BAKERR, CMOS: circuit design, layout, and simulation. John Wiley & Sons, 2019.
    [25] P. Kasunde, K. B. ShivaKumar, M. Z. Kurian, "Improved Design of Low Power TPG Using LP-LFSR,” International Journal of Computer & organization Trends (IJCOT), vol. 3, No. 2, pp. 27-31, 2013.
    [26] P. Chakali, A. Siliveru, N. Koppala, “Design of high speed six transistor full adder using a novel two transistor XOR gates,” International Journal of Advanced Research in Computer Science and Electronics Engineering (IJARCSEE), vol. 1, No. 5, pp. 104-108, 2012.
    [27] A. Surya, "Power and Delay Estimation of universal and Exclusive gates using Static and Dynamic CMOS Design,” International Journal of Engineering and Advanced Technology, vol. 8, No. 6, pp. 2438-2448., Aug 2019.
    [28] K. Ravali, N. R. Vijay, S. Jaggavarapu, R. Sakthivel, “Low power XOR gate design and its applications,” in Communication and Networking: Proceedings of the Fourth IEEE International Conference on Signal Processing, ICSCN, 2017, IEEE, Chennai, India, March 16-18, pp. 1-4.
    [29] R. G. Venkat, R. C. Mallikharjun, S. M. G. Venkata, B. Y. Amar, “Design Of 3 Bit Adder Using 6 Transistors in Mentor Graphics,” in Electrical, Computer and Communication Technologies: Proceedings of the IEEE International Conference, ICECCT 2019, IEEE, Coimbatore, India, February 20-22,2019, pp.1-4.
    [30] V. Dokania, R. Verma, M. Guduri, A. Islam, “Design of 10T full adder cell for ultralow-power applications”, Ain Shams Engineering Journal, vol. 9, No. 4, pp. 2363-2372, Dec 2018.
    [31] A. H. Majeed, M. S. B. Zainal, E. Alkaldy, D. M. Nor, “Full adder circuit design with novel lower complexity XOR gate in QCA technology,” Transactions on Electrical and Electronic Materials, vol. 21, pp. 198-207 Jan 2020.
    [32] S. M. Meera, N. G. Nampoothiri, “Layout Design of 5 Transistor D Flip Flop for Power and Area Reduction and Performance Comparison in Different Scaling Technologies,” International Journal of Advance Research, Ideas and Innovations in Technology, vol. 4, No. 1, pp. 155-162, 2018.

Isam Salah Hameed, Salah Alkurwy and Heba Hadi ALi (2025), Implementation of Pass Transistor Logic and C2MOS Linear Feedback Shift Register (LFSR) Circuit using FPGA and PSpice. IJEER 13(1), 164-170. DOI: 10.37391/IJEER.130121.